# US 7,613,866 B2 · Method for controlling access to a multibank memory

> Agents: this data is available as JSON from the patentgrep API and MCP server — see https://patentgrep.com/llms.txt

- Number: US 7,613,866 B2
- Document ID: US7613866B2
- Status: Granted
- Kind: B2
- Application number: 10/915,067
- Filed: 2004-08-10
- Published: 2005-03-03
- Granted: 2009-11-03
- Earliest claimed: 2003-09-02
- Assignees: Thomson Licensing
- Inventors: Tim Niggemeier; Thomas Brune
- Web page: https://patentgrep.com/patent/US7613866B2

## CPC

- G11C 7/1042: {using interleaving techniques, i.e. read-write of one part of the memory while preparing another part}
- G11C: STATIC STORES (semiconductor memory devices H10B)

## Abstract

The present invention relates to a method for scheduling and controlling access to a multibank memory having at least two banks, and to an apparatus for reading from and/or writing to recording media using such method. According to the invention, the method comprises the steps of: writing an input stream to the first bank; switching the writing of the input stream to the second bank when a read command for the first bank is received; and switching the writing of the input stream back to the first bank when a read command for the second bank is received.

## Claims

### Claim 1

Method for accessing a multibank memory having at least two banks into which an input stream consisting of data blocks is written, including the steps of:
writing the input stream to the first bank;
marking the size of a complete output block in the first bank with a first pointer;
initiating a read access to the first bank during the writing of the input stream to the first bank;
enabling read access to the first bank only when at least a complete output block has been written to the first bank;
switching the writing of the input stream to the second bank in response to the enabled read access to the first bank irrespective if the data block of the input stream currently written to the first bank has been completely written to the first bank;
marking the last position of the input stream in the first bank with a second pointer;
marking the size of a complete output block in the second bank with a third pointer;
initiating a read access to a second bank during the writing of the input stream to the second bank;
enabling read access to the second bank only when the input stream has been written to the second bank up to the third pointer; and
switching the writing of the input stream back to the first bank in response to the read access to the second bank irrespective if the data block of the input stream currently written to the second bank has been completely written to the second bank.

### Claim 2 (depends on 1)

Method according to claim 1, further including the steps of:
reading an output stream from the first bank;
switching the reading of the output stream to the second bank when the end of the previously written input stream in the first bank is reached; and
switching the reading of the output stream back to the first bank when the end of the previously written input stream in the second bank is reached.

### Claim 3 (depends on 1)

Method according to claim 1, wherein the multibank memory is a dynamical random access memory.

### Claim 4 (depends on 1)

Method according to claim 1, further including the step of holding an activated row of a bank open until a refresh cycle is issued or until the end of the row is reached by a read burst.

### Claim 5 (depends on 1)

Method according to claim 1, wherein the banks are single-port static random access memory modules.

### Claim 6 (depends on 1)

Method according to claim 1, further including the step of providing more than two banks for data buffering.

### Claim 7 (depends on 6)

Method according to claim 6, further including the steps of:
physically separating the input stream and output stream from CPU-instructions and CPU-data; and
storing the CPU-instructions and the CPU-data on at least one of the remaining banks other than the first bank and the second bank.

### Claim 8 (depends on 1)

Device for controlling access to a multibank memory having at least two banks wherein it is adapted to perform a method according to claim 1.

### Claim 9 (depends on 1)

Apparatus for reading from and/or writing to recording media, wherein it is adapted to use a method according to claim 1 for accessing a multibank memory having at least two banks.

### Claim 10 (depends on 8)

Apparatus for reading from and/or writing to recording media, wherein it is adapted to use a device according to claim 8 for accessing a multibank memory having at least two banks.