# US 7,611,991 B2 · Technique for increasing adhesion of metallization layers by providing dummy vias

> Agents: this data is available as JSON from the patentgrep API and MCP server — see https://patentgrep.com/llms.txt

- Number: US 7,611,991 B2
- Document ID: US7611991B2
- Status: Granted
- Kind: B2
- Application number: 11/470,024
- Filed: 2006-09-05
- Published: 2007-05-31
- Granted: 2009-11-03
- Earliest claimed: 2005-11-30
- Assignees: Advanced Micro Devices, Inc.
- Inventors: Ralf Richter; Matthias Schaller; Ellen Claus; Eckhard Langer
- Web page: https://patentgrep.com/patent/US7611991B2

## CPC

- H10W 20/42: Vias, e.g. via plugs
- H10W 20/085: {involving intermediate temporary filling with material}
- H10W 20/47: comprising two or more dielectric layers having different properties, e.g. different dielectric constants
- H10W: GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10

## Abstract

By providing dummy vias below electrically non-functional metal regions, the risk for metal delamination in subsequent processes may be significantly reduced. Moreover, in some embodiments, the mechanical strength of the resulting metallization layers may be even more enhanced by providing dummy metal regions, which may act as anchors for an overlying non-functional metal region. In addition, dummy vias may also be provided in combination with electrically functional metal lines and regions, thereby also enhancing the mechanical stability and the electrical performance thereof.

## Claims

### Claim 1

A method, comprising:
identifying a region of reduced via density in a metallization layer of a semiconductor device by determining an area in said metallization layer for receiving a metal region therein on the basis of design rules for said semiconductor device, determining a number of functional vias located below said metal region and connected thereto and obtaining a measure for a density of said functional vias on the basis of design values relating to said metal region and said functional vias, wherein the region is identified based on said measure;
forming a dummy via in said identified region beneath said metal region; and
forming the metal region above said identified region, said metal region connecting to said dummy via.

### Claim 2 (depends on 1)

The method of claim 1, wherein identifying said region of reduced via density further comprises comparing said measure with a reference criterion and re designing design rules for said semiconductor device to include at least one dummy via located below said metal region when a result of said comparing indicates a reduced via density.

### Claim 3 (depends on 1)

The method of claim 1, wherein said dummy via has substantially the same design dimensions as a functional via to be formed in said metallization layer.

### Claim 4 (depends on 1)

The method of claim 1, wherein forming said dummy via and said metal region comprises:
forming a dielectric layer above a substrate;
forming a via opening in said dielectric layer;
forming an opening above said via opening in said dielectric layer; and
commonly filling said via opening and said opening with a metal.

### Claim 5 (depends on 1)

The method of claim 1, wherein forming said dummy via and said metal region comprises:
forming a first dielectric layer above a substrate;
forming said dummy via in said first dielectric layer;
forming a second dielectric layer above said first dielectric layer including said dummy via; and
forming said metal region in said second dielectric layer.

### Claim 6 (depends on 1)

The method of claim 1, wherein forming said dummy via and said metal region comprises:
forming a dielectric layer above a substrate;
forming an opening corresponding to said metal region in said dielectric layer;
forming a via opening in said opening; and
commonly filling said opening and said via opening with a metal.

### Claim 7 (depends on 1)

The method of claim 1, wherein said metal region represents a test region.

### Claim 8 (depends on 7)

The method of claim 7, wherein said metal region represents a metal line having at least one functional via connected thereto so as to establish an electric connection to at least one circuit element.