# US 7,609,569 B2 · System and method for implementing row redundancy with reduced access time and reduced device area > Agents: this data is available as JSON from the patentgrep API and MCP server — see https://patentgrep.com/llms.txt - Number: US 7,609,569 B2 - Document ID: US7609569B2 - Status: Granted - Kind: B2 - Application number: 11/941,994 - Filed: 2007-11-19 - Published: 2009-05-21 - Granted: 2009-10-27 - Earliest claimed: 2007-11-19 - Assignees: International Busines Machines Corporation - Inventors: Michael T. Fragano; Harold Pilo - Web page: https://patentgrep.com/patent/US7609569B2 ## CPC - G11C 29/846: {by choosing redundant lines at an output stage} - G11C 29/844: {by splitting the decoders in stages} - G11C: STATIC STORES (semiconductor memory devices H10B) ## Abstract A system for implementing row redundancy in integrated circuit memory devices includes one or more main subarrays having word line, bit line and memory cell devices, each of the one or more main subarrays including a set of support circuitry associated therewith. A discrete, redundant subarray is associated with the main subarrays, and also includes a set of support circuitry associated therewith. A common global bit line is shared by the main subarrays and the redundant subarray, and redundancy steering control circuitry is associated with the main subarrays and the redundant subarray. The redundancy steering control circuitry is configured such that word line activation of the main subarrays and the redundant subarray is performed in parallel with address compare operations performed by the redundancy steering control circuitry. ## Claims ### Claim 1 A system for implementing row redundancy in integrated circuit memory devices, comprising: one or more main subarrays having word line, bit line and memory cell devices, each of the one or more main subarrays including a set of support circuitry associated therewith; a discrete, redundant subarray associated with the one or more main subarrays, the redundant subarray also including a set of support circuitry associated therewith; a common global bit line shared by the one or more main subarrays and the redundant subarray; and redundancy steering control circuitry associated with the one or more main subarrays and the redundant subarray, wherein the redundancy steering control circuitry is configured such that word line activation of the one or more main subarrays and the redundant subarray is performed in parallel with address compare operations performed by the redundancy steering control circuitry, in that word line activation of the one or more main subarrays is not delayed by results of the address compare operations. ### Claim 2 (depends on 1) The system of claim 1, further comprising address compare logic configured to compare a presented address with stored data representative of one or more defective addresses within the main and redundant subarrays, wherein an output of the address compare logic is used to gate one or more control signals associated with the support circuitry of the main and redundant subarrays. ### Claim 3 (depends on 2) The system of claim 2, wherein the address compare logic is used to generate a first gating signal for the main subarrays and a second gating signal for the redundant subarray, the first gating signal being the logical complement of the second gating signal. ### Claim 4 (depends on 3) The system of claim 3, wherein the value of the first gating signal is high and the second gating signal is low whenever the address compare logic determines that the presented address does not correspond to a defective condition in any of the main subarrays, and wherein the value of the first gating signal is low and the second gating signal is high whenever the address compare logic determines that the presented address corresponds to a defective condition in at least one of the main subarrays. ### Claim 5 (depends on 2) The system of claim 2, wherein the one or more gated control signals associated with the support circuitry of the main and redundant subarrays further comprise a first control signal configured to activate one or more read bit-switch devices within the support circuitry. ### Claim 6 (depends on 5) The system of claim 5, wherein the one or more gated control signals associated with the support circuitry of the main and redundant subarrays further comprise a second control signal configured to deactivate precharging of a pair of data lines of a sense amplifier within the support circuitry. ### Claim 7 (depends on 6) The system of claim 6, wherein the one or more gated control signals associated with the support circuitry of the main and redundant subarrays further comprise a third control signal configured to couple the sense amplifier of the support circuitry to a power supply rail. ### Claim 8 (depends on 1) The system of claim 1, wherein the address compare operations are also performed in parallel with signal development on bit lines of the one or more main subarrays and the redundant subarray following the word line activation. ### Claim 9 A method of implementing row redundancy in integrated circuit memory devices, comprising: activating, based upon a presented address, a word line within one or more main subarrays and a discrete, redundant subarray associated with the one or more main subarrays; the one or more main subarrays and the redundant subarray each having word line, bit line and memory cell devices, and a set of support circuitry associated therewith, wherein the one or more main subarrays and the redundant subarray share a common global bit line; and performing, in parallel with the word line activation, address compare operation using redundancy steering control circuitry, in that word line activation of the one or more main subarrays is not delayed by results of the address compare operations; wherein, depending upon the result of the address compare operations, data output on the common global bit line is from either the one or more main subarrays or the redundant subarray. ### Claim 10 (depends on 9) The method of claim 9, further comprising comparing the presented address with stored data representative of one or more defective addresses within the main and redundant subarrays and using an output of the comparison to gate one or more control signals associated with the support circuitry of the main and redundant subarrays. ### Claim 11 (depends on 10) The method of claim 10, further comprising generating a first gating signal for the main subarrays and a second gating signal for the redundant subarray, the first gating signal being the logical complement of the second gating signal. ### Claim 12 (depends on 11) The method of claim 11, wherein the value of the first gating signal is high and the second gating signal is low whenever the presented address does not correspond to a defective condition in any of the main subarrays, and wherein the value of the first gating signal is low and the second gating signal is high whenever the presented address corresponds to a defective condition in at least one of the main subarrays. ### Claim 13 (depends on 10) The method of claim 10, wherein the one or more gated control signals associated with the support circuitry of the main and redundant subarrays further comprise a first control signal configured to activate one or more read bit-switch devices within the support circuitry. ### Claim 14 (depends on 13) The method of claim 13, wherein the one or more gated control signals associated with the support circuitry of the main and redundant subarrays further comprise a second control signal configured to deactivate precharging of a pair of data lines of a sense amplifier within the support circuitry. ### Claim 15 (depends on 14) The method of claim 14, wherein the one or more gated control signals associated with the support circuitry of the main and redundant subarrays further comprise a third control signal configured to couple the sense amplifier of the support circuitry to a power supply rail. ### Claim 16 (depends on 9) The method of claim 9, further comprising performing the address compare operations in parallel with signal development on bit lines of the one or more main subarrays and the redundant subarray following the word line activation.