# US 7,609,468 B2 · Method and system for read gate timing control for storage controllers

> Agents: this data is available as JSON from the patentgrep API and MCP server — see https://patentgrep.com/llms.txt

- Number: US 7,609,468 B2
- Document ID: US7609468B2
- Status: Granted
- Kind: B2
- Application number: 11/099,746
- Filed: 2005-04-06
- Published: 2006-10-12
- Granted: 2009-10-27
- Earliest claimed: 2005-04-06
- Assignees: Marvell International Ltd.
- Inventors: Daniel R Pinvidic; Wayne C. Datwyler; Hunardi Hudiono
- Web page: https://patentgrep.com/patent/US7609468B2

## CPC

- G06F 3/0659: {Command handling arrangements, e.g. command buffers, queues, command scheduling}
- G06F 3/0608: {Saving storage space on storage systems}
- G06F 3/0676: {Magnetic disk device}
- G06F: ELECTRIC DIGITAL DATA PROCESSING (computer systems based on specific computational models G06N)

## Abstract

A disk controller that controls data transfer between a storage device and a host system is provided. The disk controller includes logic having a state machine that controls de-assertion of a read gate signal based on sector size and/or whether a data segment is split or non-split. The read gate signal is de-asserted at programmable times, based on data sector size. The state machine interfaces with a register whose settings indicate to the state machine that next time when the state machine starts executing from an idle state it should process a second half of a split sector. The state machine also uses a register that to extend assertion of the read gate signal. It is noteworthy that the read gate signal is controlled on a positive and negative edge of a write clock signal.

## Claims

### Claim 1

A system for controlling de-assertion of a read gate signal, the system comprising:
logic having a state machine that controls the de-assertion of the read gate signal based on sector size and/or whether a data segment is split or non-split,
wherein the state machine interfaces with a register whose settings indicate to the state machine that next time when the state machine starts executing from an idle state, the state machine should process a second half of a split sector.

### Claim 2

A disk controller that controls data transfer between a storage device and a host system, the disk controller comprising:
logic having a state machine that controls de-assertion of a read gate signal based on sector size and/or whether a data segment is split or non-split, wherein the state machine interfaces with a register whose settings indicate to the state machine that next time when the state machine starts executing from an idle state, the state machine should process a second half of a split sector.