Phase-locked-loop with reduced clock jitter
AssigneeNXP B.V.
InventorsBram Nauta, Remco Cornelis Herman Van De Beek, Cicero Silveira Vaucher
Life of this patent
Estimating the term…
Abstract
The present invention relates to a phase-locked-loop (PLL) circuit and a method for controlling such a PLL circuit, wherein the frequency of an input reference signal and the frequency of a feedback signal derived from an output oscillation signal are divided by a predetermined rate to thereby reduce the frequency at a phase detection means (1) of the PLL circuit. The dividing step is inhibited in response to a detection of a phase-locked-state of the PLL circuit. Thus, after phase-lock has been achieved, extra reference dividers (6) added to decrease the comparison frequency are removed from the loop to thereby enable increase in the loop bandwidths and decrease in the dividing ratio within the loop.
Claims9
A phase-locked-loop circuit for generating an oscillation signal in synchronism with an input reference signal, said phase-locked-loop circuit comprising:
- a) phase detecting means for detecting a phase difference between a first signal derived from said input reference signal and a second signal derived from said oscillation signal, and for generating a control signal corresponding to said phase difference;
- b) frequency control means for controlling the frequency of said oscillation signal based on said control signal;
- c) frequency dividing means for dividing the frequency of said input reference signal by a factor M and dividing a feedback signal derived from said oscillation signal by the same factor M to generate said first and second signal, respectively;
- and
- d) inhibiting means for inhibiting the operation of said frequency dividing means, such that the frequency of said input reference signal is no longer divided by the factor M, and the feedback signal derived from said oscillation signal is no longer divided by the same factor M, when said phase-locked-loop circuit has reached a phase-locked state.
A method of controlling a phase-locked-loop circuit, said method comprising the steps of:
- a) dividing the frequency of an input reference signal of said phase-locked-loop circuit by a factor M and dividing a feedback signal derived from an oscillation signal by the same factor M;
- b) supplying said divided input reference signal and said divided feedback signal to a phase detection means of said phase-locked-loop circuit;
- c) inhibiting said dividing step in response to a detection of a phase-locked state of said phase-locked-loop circuit such that the frequency of said input reference signal is no longer divided by the factor M, and the feedback signal derived from said oscillation signal is no longer divided by the same factor M;
- and
- d) controlling the frequency of the oscillation signal based on a control signal corresponding to a detection of a phase difference between the input reference signal and the oscillation signal.
Dependencies are inferred from the claim text.