Circuit to reduce rail noise voltage spikes due to switching on an input-output bus
AssigneeCisco Technology, Inc.
InventorsBrian Derek Alleyne, John Christian Holst, Hai Ngoc Nguyen
Life of this patent
Estimating the term…
Loading patent…
AssigneeCisco Technology, Inc.
InventorsBrian Derek Alleyne, John Christian Holst, Hai Ngoc Nguyen
Estimating the term…
A circuit to reduce noise spikes on the power and ground rails of a chip when switching over an input-output bus, the circuit comprising an encoder to encode a word before transmission over the input-output bus so that the difference in the number of 1 bits and the number of 0 bits in the encoded word is upper bounded, where the upper bound is less than the length of the original word before encoding. An embodiment circuit to implement this encoding comprises partitioning the word into a plurality of smaller words. An embodiment circuit further comprises a number of stages, where in the first stage, there are a plurality of encoders to encode in pair-wise fashion the smaller words. Additional stages also comprise a plurality of encoders, each encoder performing a pair-wise encoding of words outputted by a previous stage. Other embodiments are described and claimed.
An apparatus comprising:
An encoder to encode a first binary word and a second binary word into a third binary word, the first binary word having a first residue and the second binary word having a second residue, the encoder comprising:
A circuit to encode a word having a length, the circuit comprising:
A circuit to encode a word w having a length n, the circuit comprising:
A circuit comprising:
A method comprising:
An apparatus comprising:
An apparatus comprising:
Dependencies are inferred from the claim text.