Cache circuitry, data processing apparatus and method for handling write access requests

A data processing apparatus comprising:

• a processing unit operable to perform data processing operations requiring access to data values stored in memory;
• cache circuitry operable to store a subset of said data values for access by the processing unit, the cache circuitry comprising:
• a cache storage comprising a plurality of cache lines for storing said subset of data values;
• a plurality of slots, each slot arranged to store attributes associated with a pending access request issued by sald processing unit, each pending access request being either a write access request or a read access request;
• identifier circuitry for maintaining a record of identifiers that are available to associate with pending access requests to uniquely identify each pending access request;
• control circuitry, responsive to an access request issued by said processing unit, to accept that access request as a pending access request by allocating one of said plurality of slots to that access request, obtaining from the identifier circuitry one of said identifiers to associate with that access request, and causing the attributes associated with that access request to be stored in the allocated slot along with the obtained identifier;
• the control circuitry being arranged to perform a check procedure to determine, for each pending access request, whether that access request is allowed to proceed;
• a write access buffer comprising a plurality of write entries;
• for a speculative pending write access request seeking to write data, the control circuitry being responsive to a determination that that pending access request is allowed to proceed to transfer from the allocated slot to one of said write entries the identifier associated with that access request and at least the attributes associated with that access request that are required to enable the access request to be completed, and to then free the allocated slot for allocation to a subsequent access request;
• the write access buffer being responsive to a speculative confirmed signal from the processing unit specifying said identifier, to output the attributes from the write entry having that identifier to store circuitry used to complete the access request.

Cache logic for use in a data processing apparatus, the cache logic comprising:

• cache storage means comprising a plurality of cache lines for storing data values for access by a device of the data processing apparatus;
• a plurality of slot means, each slot means for storing attributes associated with a pending access request issued by said device, each pending access request being either a write access request or a read access request;
• identifier means for maintaining a record of identifiers that are available to associate with pending access requests to uniquely identify each pending access request;
• control means, responsive to an access request issued by said device, for accepting that access request as a pending access request by allocating one of said plurality of slot means to that access request, obtaining from the identifier means one of said identifiers to associate with that access request, and causing the attributes associated with that access request to be stored in the allocated slot means along with the obtained identifier;
• the control means further for performing a check procedure to determine, for each pending access request, whether that access request is allowed to proceed;
• a write access buffer means comprising a plurality of write entry means;
• for a speculative pending write access request seeking to write data, the control means being responsive to a determination that that pending access request is allowed to proceed for transferring from the allocated slot means to one of said write entry means the identifier associated with that access request and at least the attributes associated with that access request that are required to enable the access request to be completed, and to then free the allocated slot means for allocation to a subsequent access request;
• the write access buffer means being responsive to a speculative confirmed signal from the device specifying said identifier, for outputting the attributes from the write entry means having that identifier to store means used to complete the access request.

A method of handling write requests within cache circuitry of a data processing apparatus, the cache circuitry having a cache storage comprising a plurality of cache lines for storing data values for access by a device of the data processing apparatus, the method comprising the steps of:

• maintaining a plurality of slots, each slot arranged to store attributes associated with a pending access request issued by said device, each pending access request being either a write access request or a read access request;
• maintaining a record of identifiers that are available to associate with pending access requests to uniquely identify each pending access request;
• responsive to an access request issued by said device, accepting that access request as a pending access request by allocating one of said plurality of slots to that access request, obtaining from said record one of said identifiers to associate with that access request, and storing the attributes associated with that access request in the allocated slot along with the obtained identifier;
• performing a check procedure to determine, for each pending access request, whether that access request is allowed to proceed;
• maintaining a write access buffer comprising a plurality of write entries;
• for a speculative pending write access request seeking to write data, responding to a determination that that pending access request is allowed to proceed by transferring from the allocated slot to one of said write entries the identifier associated with that access request and at least the attributes associated with that access request that are required to enable the access request to be completed, and then freeing the allocated slot for allocation to a subsequent access request;
• and
• responsive to a speculative confirmed signal from the device specifying said identifier, outputting the attributes from the write entry having that identifier to store circuitry used to complete the access request.