Apparatus and methods for hardware payload header suppression, expansion, and verification in a DOCSIS network
AssigneeBroadcom Corporation
InventorsShane Lansing, Heratch Avakian
Life of this patent
Estimating the term…
Loading patent…
AssigneeBroadcom Corporation
InventorsShane Lansing, Heratch Avakian
Estimating the term…
The present invention provides apparatus and methods for performing payload header suppression (PHS), expansion, and verification in hardware. A PHS verify circuit reads a data packet until it reaches the location where the first byte must be compared to PHS rule verify bytes. Next, all the relevant bytes in the payload header are compared to the PHS rule verify bytes obtained from a payload header suppression rule mask. Upon completion of the compare, a flag is generated to a PHS suppress circuit indicating that verification has passed or failed. For payload headers passing the verification process, one or more bits are suppressed in the payload header and a the payload header suppressed and a payload header suppression index is added to the suppressed packet payload header. Following transmission, the suppression indexed is used to identify the bits to be reinserted into the suppressed payload header.
An apparatus for performing payload header verification and suppression, comprising:
An apparatus for performing payload header verification, comprising:
A system for performing payload header verification and suppression, comprising:
A method for performing payload header verification using a payload header verification circuit, comprising:
Dependencies are inferred from the claim text.