Back to results
US 7,598,816 B2Granted
Phase lock loop circuit with delaying phase frequency comparson output signals
AssigneeSTMicroelectronics Pvt. Ltd.
InventorsNitin Agarwal, Kallol Chatterjee
Life of this patent
Estimating the term…
Abstract
A phase locked loop (PLL) circuit includes circuitry for preventing an erroneous condition in charge pump operation. The PLL circuit is modified by adding delay elements for connection between the phase frequency detector and the charge pump. A digital logic circuit is also included to provide the clock signals for the loop filter wherein the clock signals have rising edges corresponding to an earlier occurring rising edge of either of the output signals from the phase-frequency detector.
Claims14
A phase-locked loop circuit, comprising:
- a phase-frequency detector for comparing the input signal with a feedback signal;
- a charge pump controlled by first and second control outputs from said phase-frequency detector,
- a switched-capacitor resistance based loop filter connected to the output of said charge pump;
- a voltage controlled oscillator connected to the output of said switched-capacitor resistance based loop filter with its output providing said feedback signal;
- and
- a sampling clock for driving said switched-capacitor resistance;
- wherein:
- delay elements for said first and second control outputs are introduced between said phase-frequency detector and said charge pump;
- said sampling clock includes a set of non-overlapping clocks generated by a non-overlapping clock generator;
- and
- said non-overlapping clock generator is connected to receive from a digital logic circuit an output signal whose rising edges correspond to an earlier occurring rising edge of either of said first and second control outputs from said phase-frequency detector.
8 more elements
A method for phase locking comprising:
- phase-frequency comparing the input signal with a feedback signal;
- generating first and second control outputs from the phase-frequency comparison;
- delaying said first and second control outputs;
- providing the delayed first and second control outputs to a charge pump;
- filtering an output of said charge pump;
- providing said feedback signal with respect to an output of said filtering;
- and
- generating a set of non-overlapping clocks whose rising edges correspond to an earlier occurring rising edge of either of said first and second control outputs.
5 more elements
A phase-locked loop circuit, comprising:
- a voltage controlled oscillator receiving a voltage control input and generating an oscillating output signal;
- a phase-frequency detector generating a first and second control output responsive to a comparison of a reference frequency signal to a feedback signal derived from the oscillating output signal;
- first and second delay circuits operable to delay the first and second control outputs;
- a charge pump circuit responsive to the delayed first and second control outputs to generate a control voltage;
- a switched capacitor-type loop filter receiving the control voltage and outputting the voltage control input;
- and
- a switching control circuit responsive to the first and second control outputs to generate signals for controlling operation of the switched capacitor-type loop filter.
4 more elements
A phase-locked loop circuit, comprising:
- a voltage controlled oscillator receiving a voltage control input and generating an oscillating output signal;
- a phase-frequency detector generating a first and second control output responsive to a comparison of a reference frequency signal to a feedback signal derived from the oscillating output signal;
- a delay circuit for delaying the first and second control outputs;
- a charge pump circuit responsive to the delayed first and second control outputs to generate a control voltage;
- a switched capacitor-type loop filter receiving the control voltage and outputting the voltage control input;
- and
- a switching control circuit responsive to the first and second control outputs to generate signals for controlling operation of the switched capacitor-type loop filter.
4 more elements
A phase-locked loop circuit comprising:
- a voltage controlled oscillator receiving a voltage control input and generating an oscillating output signal;
- a phase-frequency detector generating a first and second control output responsive to a comparison of a reference frequency signal to a feedback signal derived from the oscillating output signal;
- a charge pump circuit responsive to the first and second control outputs to generate a control voltage;
- a switched capacitor-type loop filter receiving the control voltage and outputting the voltage control input;
- a switching control circuit responsive to the first and second control outputs to generate signals for controlling operation of the switched capacitor-type loop filter;
- and
- first and second delay circuits operable to delay the first and second control outputs, wherein the charge pump circuit is responsive to the delayed first and second control outputs.
4 more elements
A method for phase locking comprising:
- delaying first and second phase frequency comparison output signals prior to application to a charge pump circuit which outputs a control voltage;
- loop filtering the control voltage with a switched capacitor-type loop filter to generate a voltage controlled oscillator control input signal;
- and
- generating clock signals driving operation of the switched capacitor-type loop filter wherein the generated clock signals are derived from the first and second phase frequency comparison output signals.
1 more element
Dependencies are inferred from the claim text.