Back to results
US 7,598,764 B2Granted
Transistor arrangement
AssigneeInfineon Technologies AG
InventorRalf Brederlow
Life of this patent
Estimating the term…
Abstract
A transistor arrangement having a multiplicity of transistors interconnected with one another, having a noise detection device, which is set up for detecting the 1/f noise of at least one portion of the transistors, having a selection device, which is set up for selecting at least one of the transistors, on the basis of the ascertained 1/f noise characteristic of the transistors, in the case of which the 1/f noise is sufficiently low.
Claims30
A transistor arrangement comprising:
- a plurality of transistors interconnected with one another;
- a noise detection device that detects the intensity of the 1/f noise of the noise characteristic of the plurality of transistors;
- and
- a selection device that selects at least one of the plurality of transistors based on the detected 1/f noise of the transistors, when the 1/f noise is detected to be below a specific threshold value.
1 more element
A transistor arrangement comprising:
- a plurality of transistors interconnected with one another;
- a noise detection means for detecting the intensity of a 1/f noise of the noise characteristic of the plurality of transistors;
- and
- a selection means for selecting at least one of the plurality of transistors based on the detected 1/f noise of the transistors, when the 1/f noise is detected to be below a specific threshold.
1 more element
Dependencies are inferred from the claim text.