Back to results
US 7,548,119 B2Granted
Digitally controlled oscillator with jitter shaping capability
AssigneeZarlink Semiconductor Inc.
InventorsKrste Mitric, Slobodan Milijevic
Life of this patent
Estimating the term…
Abstract
A digitally controlled oscillator (DCO) generating an output clock includes a jitter shaping module for shifting low frequency digital jitter on the output clock into higher frequency jitter.
Claims11
A digitally controlled oscillator (DCO) for generating an output clock, comprising
- a frequency control unit for generating a frequency control word;
- a DCO accumulator for accumulating said frequency control word during each cycle of a master clock and generating an enable signal each time said DCO accumulator overflows, said DCO accumulator also outputting a remainder value with said enable signal;
- an overflow counter for counting each occurrence of said enable signal and responsive to a clock frequency signal to generate an output signal at a frequency determined by said clock frequency signal;
- a jitter shaping circuit responsive to said frequency control word, said remainder value, and said output signal of said overflow counter, for shifting low frequency digital jitter in said output signal into higher frequency jitter, said jitter shaping circuit comprising:
- an error resolution circuit responsive to said remainder value and said frequency control word to generate an error value representing a timing error in said output signal;
- an error accumulator for accumulating said error value;
- and
- a clock advancement circuit for advancing the output signal from the overflow counter by a one master clock cycle when the accumulated error value reaches one master clock cycle;
- and
- wherein said error resolution circuit sets said error value to the difference between said remainder value and said frequency control word during advancement of said output signal and otherwise sets said error value to said remainder value.
7 more elements
A method of generating an output clock with a digitally controlled oscillator (DCO), comprising
- generating an output signal determined by a clock frequency signal from an overflow counter;
- generating a frequency control word;
- accumulating said frequency control word in a DCO accumulator during each cycle of a master clock and generating, on a carry condition in said DCO accumulator, an enable signal and a remainder value;
- counting each occurrence of said enable signal in an overflow counter generating an output signal a frequency determined by a clock frequency signal;
- accumulating in a jitter shaping accumulator an error value representing timing errors in said output signal;
- and
- advancing the output signal from the overflow counter by one master clock cycle when the accumulated error value reaches one master clock cycle;
- and
- wherein the error value that is input to said jitter shaping accumulator is the difference between the remainder value and the frequency control word when the output signal is advanced and otherwise is equal to said remainder value.
6 more elements
Dependencies are inferred from the claim text.