Clock and data recovery system and method for clock and data recovery based on a forward error correction
AssigneeInternational Business Machines Corporation
InventorsHayden Clavie Cranford, Jr., Martin L. Schmatz, Thomas H. Toifl
Life of this patent
Estimating the term…
Abstract
The forward error correction based clock and data recovery system according to the invention comprises a data latch (16) for intermediately storing received data, which is triggered by a sampling clock (sclk). The system further comprises an error determination unit (20, 21) for determining whether and which of the sampled received data is wrong, and for generating out of it a phase/frequency correction signal (ctrl). Furthermore, the system comprises a clock generator (23, 24, 25) for generating the sampling clock (sclk) depending on the correction signal (ctrl).
Claims1
A method for data and clock recovery in a forward error correction-based clock and data recovery system, comprising:
- receiving a data signal;
- sampling the data signal;
- storing the sampled data signal in a data latch triggered by a sampling clock;
- reading out a value of the sampled data signal in an error determination unit;
- evaluating by the error determination unit whether the value of the sampled data is wrong;
- adjusting the sampling clock by an adjusting device in a case where the value is wrong;
- increasing the phase of the sampling clock if the value of the data is wrong and in addition unequal to the value of the previous data;
- and
- decreasing the phase of the sampling clock if the value of the data is wrong and in addition equal to the value of the previous data.
Dependencies are inferred from the claim text.