Back to results
US 7,509,564 B2Granted
High speed syndrome-based FEC encoder and system using same
AssigneesAgere Systems Inc., Alcatel-Lucent USA Inc.
InventorsRalf Dohmen, Timo Frithjof Schuering, Leilei Song, Meng-Lin Mark Yu
Life of this patent
Estimating the term…
Abstract
A decoder, encoder and corresponding system are disclosed for providing fast Forward Error Correcting (FEC) decoding and encoding of syndrome-based error correcting codes. Three-parallel processing is performed by elements of the system. More particularly, in an illustrative embodiment, a decoder performs three-parallel syndrome generation and error determination and calculations, and an encoder performs three-parallel encoding. Low power and complexity techniques are used to save cost and power yet provide relatively high speed encoding and decoding.
Claims17
An encoder comprising:
- a plurality of N-parallel encoders, each of the N-parallel encoders adapted to accept N symbol inputs, in parallel, during a cycle and produce, in parallel, N symbol outputs during a cycle, and wherein each N-parallel encoder is adapted to produce a plurality of redundancy symbols after a predetermined number of input symbols have been input to the encoder, wherein said N symbol inputs comprise a plurality of input bits, wherein said plurality of redundancy symbols comprise a plurality of output bits, wherein each N-parallel encoder comprises an input delay unit and an output delay unit, wherein each input delay unit delays only a subset of said plurality of input bits, and wherein each output delay unit delays only a subset of said plurality of output bits;
- and
- a first device coupled to the N-parallel encoders and adapted to create an M-parallel frame, the M-parallel frame adapted to hold a plurality of codewords, each codeword comprising a plurality of symbols;
- and
- a second device coupled to the M-parallel frame and adapted to create a serial data stream from a plurality of symbols in the M-parallel frame.
2 more elements
An integrated circuit comprising:
- an encoder comprising:
- a plurality of N-parallel encoders, each of the N-parallel encoders adapted to accept N symbol inputs, in parallel, during a cycle and produce, in parallel, N symbol outputs during a cycle, and wherein each N-parallel encoder is adapted to produce a plurality of redundancy symbols after a predetermined number of input symbols have been input to the encoder, wherein said N symbol inputs comprise a plurality of input bits, wherein said plurality of redundancy symbols comprise a plurality of output bits, wherein each N-parallel encoder comprises an input delay unit and an output delay unit, wherein each input delay unit delays only a subset of said plurality of input bits, and wherein each output delay unit delays only a subset of said plurality of output bits;
- and
- a first device coupled to the N-parallel encoders and adapted to create an M-parallel frame, the M-parallel frame adapted to hold a plurality of codewords, each codeword comprising a plurality of symbols;
- and
- a second device coupled to the M-parallel frame and adapted to create a serial data stream from a plurality of symbols in the M-parallel frame.
3 more elements
A transmission system for a Synchronous Optical Network (SONET), comprising:
- an optical transmitter;
- and
- an encoder comprising:
- a plurality of N-parallel encoders, each of the N-parallel encoders adapted to accept N symbol inputs, in parallel, during a cycle and produce. in parallel, N symbol outputs during a cycle, and wherein each N-parallel encoder is adapted to produce a plurality of redundancy symbols after a predetermined number of input symbols have been input to the encoder, wherein said N symbol inputs comprises a plurality of input bits, wherein said plurality of redundancy symbols comprise a plurality of output bits, wherein each N-parallel encoder comprises an input delay unit and an output delay unit, wherein each input delay unit delays only a subset of said plurality of input bits, and wherein each output delay unit delays only a subset of said plurality of output bits;
- and
- a first device coupled to the N-parallel encoders and adapted to create an M-parallel frame, the M-parallel frame adapted to hold a plurality of codewords, each codeword comprising a plurality of symbols;
- and
- a second device coupled to the M-parallel frame and adapted to create a serial data stream from a plurality of symbols in the M-parallel frame that is coupled to said optical transmitter.
5 more elements
Dependencies are inferred from the claim text.