Method and system for synchronizing video information derived from an asynchronously sampled video signal
AssigneeCirrus Logic, Inc.
InventorsDaniel Gudmunson, John Melanson, Rahul Singh, Ahsan Chowdhury
Life of this patent
Estimating the term…
Loading patent…
AssigneeCirrus Logic, Inc.
InventorsDaniel Gudmunson, John Melanson, Rahul Singh, Ahsan Chowdhury
Estimating the term…
A method and system for synchronizing video information derived from an asynchronously sampled video signals provide a mechanism for using asynchronous sampling in the front-end of digital video capture systems. A ratio between the sampling clock frequency and the source video clock frequency is computed via an all digital phase-lock loop (ADPLL) and either a video clock is generated from the ratio by another PLL, a number to clock converter or the ratio is used directly to provide digital synchronization information to downstream processing blocks. A sample rate converter (SRC) is provided in an interpolator that either acts as a sample position corrector at the same line rate as the received video, or by introducing an offset in the ADPLL, the video data can be converted to another line rate via the SRC.
A method for synchronizing video data sampled by a fixed-frequency sampling clock, said method comprising:
A circuit for synchronizing video data sampled by a fixed-frequency sampling clock, comprising:
A circuit for synchronizing video data sampled by a fixed-frequency sampling clock, comprising:
Dependencies are inferred from the claim text.