Reliability analysis of integrated circuits
AssigneeAgere Systems Inc.
InventorsKausar Banoo, Seung H. Kang, Shahriar Moinian, Blane A. Musser, John A. Pantone
Life of this patent
Estimating the term…
Loading patent…
AssigneeAgere Systems Inc.
InventorsKausar Banoo, Seung H. Kang, Shahriar Moinian, Blane A. Musser, John A. Pantone
Estimating the term…
Techniques are presented for reliability analysis of integrated circuits. A circuit data file including a connectivity network with appended parasitic information is obtained. Circuit performance is simulated, based on the data file, to obtain simulated currents for metallic conductive paths of the circuit. Contextual representations of the paths are determined, and reliability analysis is performed on the contextual representations. The analysis can relate, for example, to electromigration, joule-heating, and/or fusing. The results of the analysis can be provided, for example, in the form of a report including recommended changes, such as width increases, to wires for which it is determined that reliability issues exist.
A method for designing an integrated circuit comprising the steps, performed by a data processing unit including a processor and a memory, of:
A tangible computer-readable recordable storage medium having stored therein instructions for causing a data processing unit including a processor and a memory to execute the steps of:
An apparatus for designing an integrated circuit comprising a data processing unit having a processor and a memory and being operative to:
Dependencies are inferred from the claim text.