Memory Access apparatus

A memory access apparatus writing data into a memory, the memory including

• a terminal that address information is input to,
• a terminal that a clock signal changing at a predetermined cycle is input to,
• a terminal that a write command is input to, and
• a terminal that data stored at an address identified by the address information at a timing of the clock signal changing from one level to the other level is input to in accordance with the write command,
• the memory access apparatus comprising:
• a data output unit that outputs data written into the memory, address information of the data, and the write command at a first timing of the clock signal changing from the one level to the other level, the data being written into the memory at a second timing after the first timing of the clock signal changing from the one level to the other level.

A memory access apparatus reading data from or writing data into a memory, the memory including

• a terminal that address information is input to,
• a terminal that a clock signal changing at a predetermined cycle is input to,
• a terminal that a read command or a write command is input to,
• a terminal that outputs data stored at an address identified by the address information at a first timing of the clock signal changing from one level to the other level in accordance with the read command, and
• a terminal that data stored at an address identified by the address information at a second timing of the clock signal changing from the one level to the other level is input to in accordance with the write command,
• the memory access apparatus comprising:
• a memory access requesting apparatus including
• a data reading unit that outputs read address information acting as address information of the data and a read command for reading the data at a third timing earlier by one cycle than the first timing of the clock signal changing from the one level to the other level, to output the data from the memory at the first timing, and
• a data writing unit that outputs a write address information acting as address information of the data at a fourth timing earlier by two cycles than the second timing of the clock signal changing from the one level to the other level, and outputs the data and a write command for writing the data at a fifth timing earlier by one cycle than the second timing of the clock signal changing from the one level to the other level, to write the data into the memory at the second timing;
• an address latch unit that the write address information output from the memory access requesting apparatus at the fourth timing is input to, the address latch unit outputting the write address information at the fifth timing;
• and
• a memory access controlling apparatus including
• a read controlling unit that outputs a read command and the read address information output from the memory access requesting apparatus at the third timing in accordance with the read command output at the third timing from the memory access requesting apparatus, to the memory, and
• a write controlling unit that outputs a write command, the write address information output from the address latch unit, and the data at the fifth timing in accordance with the write command output at the fifth timing from the memory access requesting apparatus, to the memory,
• if both the read command and the write command are output from the memory access requesting apparatus, the write controlling unit not outputting the write command, the write address information output from the address latch unit, and the data, to the memory.