Method of producing and operating a low power junction field effect transistor
AssigneeDSM Solutions, Inc.
InventorAshok Kumar Kapoor
Life of this patent
Estimating the term…
Abstract
A method for using an inverter with a pair of complementary junction field effect transistors (CJFET) with a small linewidth is provided. The method includes having an input capacitance for said CJFET inverter to be less than the corresponding input capacitance of a CMOS inverter of similar linewidth. The CJFET operates at a power supply with a lesser value than the voltage drop across a forward-biased diode having a reduced switching power as compared to said CMOS inverter and having a propagation delay for said CJFET inverter that is at least comparable to the corresponding delay of said CMOS inverter.
Claims16
A method for using an inverter with a pair of complementary junction field effect transistors (CJFET) with a small linewidth, the method comprising the steps of:
- having an input capacitance for said CJFET inverter to be less than the corresponding input capacitance of a CMOS inverter of similar linewidth;
- operating at a power supply with a lesser value than the voltage drop across a forward-biased diode;
- having a reduced switching power as compared to said CMOS inverter;
- and
- having a propagation delay for said CJFET inverter that is at least comparable to the corresponding delay of said CMOS inverter.
Dependencies are inferred from the claim text.