Back to results
US 7,470,598 B2Granted
Semiconductor layer structure and method of making the same
OwnerSang-Yun Leeinventor
Life of this patent
Estimating the term…
Abstract
A method of forming a circuit includes providing a first substrate; positioning an interconnect region on a surface of the first substrate; providing a second substrate; positioning a device structure on a surface of the second substrate, the device structure including a stack of at least three doped semiconductor material layers; and bonding the device structure to the interconnect region.
Claims25
A method of forming a circuit comprising:
- providing a first substrate which carries electronic circuitry;
- positioning an interconnect region on a surface of the first substrate;
- providing a second substrate which carries a detach region and a device structure, the device structure including a stack of single crystalline semiconductor material layers, at least a portion of the device structure being doped;
- bonding the device structure to the interconnect region;
- removing at least a portion of the second substrate from the device structure by etching;
- and
- processing the device structure to form at least one electronic device therewith;
- wherein at least one layer in the stack is intrinsically doped;
- wherein the stack includes a first layer of a first conductivity type positioned between second and third layers of opposite conductivity types, the doping concentration of the first layer near the second layer being different from the doping concentration of the first layer near the third layer.
6 more elements
A method of forming a circuit comprising:
- providing a first substrate which carries electronic circuitry;
- forming an interconnect region on a surface of the first substrate;
- providing a second substrate which carries a detach region and a device structure, the device structure including a stack of doped semiconductor material layers, at least a portion of the device structure including single crystalline material;
- wherein the stack of doped semiconductor material layers includes a layer with a graded doping concentration;
- wherein a portion of the device structure is doped by the out-diffusion of impurity dopants from at least one of the second substrate and detach region;
- coupling the device structure to the interconnect region;
- removing at least a portion of the second substrate from the device structure by cleaving through the detach region;
- and
- processing the device structure to form at least one electronic device therewith, the electronic device(s) being electrically coupled to the electronic circuitry through the interconnect region.
6 more elements
A method of forming a circuit comprising:
- providing a first substrate which carries electronic circuitry;
- forming an interconnect region on a surface of the first substrate;
- providing a second substrate which carries a device structure, the device structure including a stack of doped semiconductor material layers, at least a portion of the device structure including single crystalline material;
- wherein the stack of doped semiconductor material layers includes a layer with a graded doping concentration;
- wherein a portion of the device structure is doped by the out-diffusion of impurity dopants from the detach region;
- coupling the device structure to the interconnect region;
- removing at least a portion of the second substrate from the device structure by cleaving through the detach region;
- and
- processing the device structure to form at least one electronic device therewith, the electronic device(s) being electrically coupled to the electronic circuitry through the interconnect region.
6 more elements
A method of forming a circuit comprising:
- providing a first substrate which carries electronic circuitry;
- forming an interconnect region on a surface of the first substrate;
- providing a second substrate which carries a detach region and a device structure, the device structure including a stack of doped semiconductor material layers, at least a portion of the device structure including single crystalline material;
- wherein the stack of doped semiconductor material layers includes a first layer with a graded doping concentration;
- wherein a portion of the device structure is doped by the out-diffusion of impurity dopants from the second substrate and/or detach region;
- coupling the device structure to the interconnect region;
- removing at least a portion of the second substrate from the device structure by cleaving through the detach region;
- and
- processing the device structure to form at least one electronic device therewith, the electronic device(s) being electrically coupled to the electronic circuitry through the interconnect region.
6 more elements
A method of forming a circuit comprising:
- providing a first substrate which carries electronic circuitry;
- forming an interconnect region which is connected to the electronic circuitry;
- providing a second substrate which carries a device structure, the device structure including a stack of doped semiconductor material layers, at least a portion of the device structure including single crystalline material;
- coupling the device structure to the interconnect region;
- and
- processing the device structure to form a vertically oriented semiconductor device therewith, the vertically oriented semiconductor device being formed after the device structure is coupled to the interconnect region.
3 more elements
A method of forming a circuit comprising:
- providing a first substrate which carries electronic circuitry;
- forming an interconnect region;
- providing a second substrate which carries a device structure, the device structure including a stack of doped semiconductor material layers, at least a portion of the device structure including single crystalline material;
- coupling the device structure to the interconnect region;
- and
- processing the device structure to form a vertically oriented semiconductor device therewith;
- wherein the vertically oriented semiconductor device is formed after the device structure is coupled to the interconnect region;
- wherein the step of forming the vertically oriented semiconductor device includes etching the device structure to form a mesa structure.
5 more elements
Dependencies are inferred from the claim text.