US 7,460,600 B2Granted

MPEG video decoding system

AssigneeLG Electronics Inc.

InventorsByeong Chan Seo, Eung Tae Kim

Life of this patent

Estimating the term…

Loading patent…

Abstract

An MPEG video decoding system including: a buffer for storing an MPEG-formatted or a DV-formatted video signal; a VLD/IQ unit for performing a variable length decoding and an inverse quantization of the video signal; an IDCT device for selectively performing an 8×8 IDCT and a 4×8 IDCT according to the format of the inversely quantized signal; an adder for bypassing and storing the output signal of the IDCT unit into an external memory if the output signal of the IDCT unit is an MPEG-formatted I-picture or a DV format, and for adding the IDCT-ed signal and a motion compensated signal if the output signal of the IDCT device is an MPEG-formatted P-picture or B-picture; and a motion compensator for performing a motion compensation outputting the motion compensated signal to the adder, if the output signal of the IDCT device is the MPEG-formatted P-picture or the MPEG-formatted B-picture.

Claims15

Dependent claims

An MPEG video decoding system, comprising:

a buffer configured to store an MPEG-formatted video signal or a DV-formatted video signal and to output a corresponding buffer output signal;
a VLD/IQ (Variable Length Decoder/Inverse Quantized) device configured to perform a variable length decoding and an inverse quantization to the buffer output signal so as to generate a VLD/IQ output signal;
an IDCT (Inverse Discrete Cosine Transform) device configured to generate an IDCT transformed signal by
performing an 8×8 IDCT transform on the VLD/IQ output signal if the VLD/IQ output signal is the MPEG-formatted video signal, and
performing an 8×8 IDCT or a 4×8 IDCT transform on VLD/IQ output signal if VLD/IQ output signal is the DV-formatted video signal;
an adder;
and
a motion compensator, wherein
if the IDCT transformed signal is an MPEG-formatted I-picture or a DV format signal,
the adder is configured to bypass and store the IDCT transformed signal into an external memory, and
if the IDCT transformed signal is an MPEG-formatted P-picture or an MPEG-formatted B-picture
the motion compensator is configured to
generate a motion compensated signal by performing motion compensation on a current frame based on motion information and a previous frame stored in the external memory, and
output the motion compensated signal to the adder, and the adder is configured to
add the IDCT transformed signal and the motion compensated signal, and store the added signal into the external memory.

12 more elements

An MPEG video decoding system including a memory interface for controlling data input/output between a video decoder and an external memory, the MPEG video decoding system comprising:

an MPEG system decoder configured to divide an external input MPEG bitstream into a video bitstream and an audio bitstream, and to output a corresponding MPEG system decoder output signal;
a DV (Digital Video) system decoder configured to
convert an external input DV formatted signal into a DIF (Digital Interface Format) signal,
divide the DIF signal into a video DIF and an audio DIF, and
output a corresponding DV system decoder output signal;
a single combined DV/MPEG video decoder configured to
receive the MPEG system decoder output signal and the DV system decoder output signal as a DV/MPEG video decoder input signal,
share a plurality of internal blocks to decode both the MPEG system decoder output signal and the DV system decoder output signal to generate decoded data, and
store the decoded data into the external memory;
and
a format converter configured to perform a format conversion to generate a color difference signal, the color difference signal being a signal that is video-decoded by the combined DV/MPEG video decoder and outputted through the external memory,
wherein the single combined DV/MPEG video decoder is further configured to
perform an 8×8 IDCT if the DV/MPEG video decoder input signal is the MPEG system decoder output signal, and
perform an 8×8 IDCT or a 4×8 IDCT if the DV/MPEG video decoder input signal is the DV system decoder output signal.

11 more elements

Dependencies are inferred from the claim text.

Facts

Application: 10/725,545Filed 3 Dec 2003
Priority: KR 10-2002-00766524 Dec 2002
Published: US 2004/0109504 A110 Jun 2004
Granted: 2 Dec 2008
Term ends: Not estimatedThe source records don’t support an estimate.

Classification4 codes

H04N 19/44
Methods or arrangements for coding, decoding, compressing or decompressing digital video signals: decoders specially adapted therefor, e.g. video…
H04N 19/12
Characterised by the element, parameter or selection affected or controlled by the adaptive coding: selection from among a plurality of transforms…
H04N 19/162
Characterised by the element, parameter or criterion affecting or controlling the adaptive coding: user input
H04N
Pictorial communication