Sigma-delta modulators
AssigneeInfineon Technologies AG
InventorsAntonio Di Giandomenico, Luis Hernandez, Susana Paton, David San Segundo Bello, Manuel Sanchez-Renedo, Andreas Wiesbauer
Life of this patent
Estimating the term…
Abstract
Sigma-delta modulators and a method of modulating are disclosed in which a first sigma-delta modulator having a first quantizer is provided, and a second quantizer is also provided. At least a first node of the first sigma-delta modulator upstream of the first quantizer and a second node of the first sigma-delta modulator upstream of the first quantizer to the second quantizer are coupled together.
Claims29
A device comprising:
- a first sigma-delta modulator comprising a first quantizer;
- a second quantizer;
- and
- circuitry to couple at least a first node of the first sigma-delta modulator upstream of the first quantizer, a second node of the first sigma-delta modulator upstream of the first quantizer and a third node of the first sigma-delta modulator upstream of the first quantizer to the second quantizer.
A method comprising:
- generating a combined signal by combining a first signal at a first node upstream of a quantizer of a first sigma-delta modulator, a second signal at a second node upstream of the quantizer of the first sigma-delta modulator and a third signal at a third node upstream of the quantizer of the first sigma-delta modulator;
- and
- providing the combined signal to an input of a second quantizer.
A modulator comprising:
- a first continuous-time sigma-delta modulator, the first sigma-delta modulator comprising a first quantizer;
- a second quantizer;
- circuitry to couple the first continuous-time sigma-delta modulator to the input of the second quantizer;
- and
- a feedback-path to couple a signal representing an error of the second quantizer to the first continuous-time sigma-delta modulator.
A cascaded sigma-delta modulator comprising:
- a first stage, the first stage comprising a first quantizer;
- a second stage, the second stage comprising a second quantizer;
- a first path to receive a first signal representing a first error of the first quantizer and to provide a scaled second signal based on the first signal with a first scaling factor to the input of the second quantizer;
- a second path to receive a third signal representing a second error of the second quantizer and to provide a scaled fourth signal based on the third signal with a second scaling factor to the first stage, wherein the product of the first and second scaling factor is less than 1;
- second circuitry to combine the output of the first quantizer and the second quantizer.
Dependencies are inferred from the claim text.