Semiconductor device
AssigneeRenesas Technology Corp.
InventorsHiromi Shimazu, Tomio Iwasaki, Hiroyuki Ohta, Kensuke Ishikawa, Osamu Inoue, Takayuki Oshima
Life of this patent
Estimating the term…
Loading patent…
AssigneeRenesas Technology Corp.
InventorsHiromi Shimazu, Tomio Iwasaki, Hiroyuki Ohta, Kensuke Ishikawa, Osamu Inoue, Takayuki Oshima
Estimating the term…
A reliable semiconductor device having a multilayer wiring structure formed of copper as a main component material, which constrains occurrence of voids caused by stress migration. In the multilayer wiring structure, a first insulation layer having a high barrier property and a compression stress, and making contact with the upper surface of a first wiring made of copper as a main component material, a second insulation film having a tensile stress, and a third insulation film having a dielectric constant which is lower than those of the first and second insulation film, are laminated one upon another in the mentioned order as viewed the bottom thereof, and a via hole is formed piercing through the first insulation film, the second insulation film and the third insulation film, making contact with the first wiring.
A semiconductor device comprising:
Dependencies are inferred from the claim text.