Multithreaded processor having a source processor core to subsequently delay continued processing of demap operation until responses are received from each of remaining processor cores

A processor comprising:

• a plurality of processor cores, wherein each processor core of the plurality of processor cores comprises a plurality of strands, wherein each strand comprises hardware to support a different thread of a plurality of concurrently activateable threads in the processor core, and wherein each processor core further comprises at least one translation lookaside buffer (TLB);
• and
• an interconnect to which the plurality of processor cores are coupled;
• wherein a first processor core of the plurality of processor cores is configured to broadcast a demap command on the interconnect responsive to executing a demap operation in the first processor core, and wherein the demap command identifies one or more translations to be invalidated in each TLB in each of the plurality of processor cores, and wherein remaining processor cores of the plurality of processor cores are configured to invalidate the one or more translations in the respective TLBs and to transmit a response to the first processor core, and wherein the first processor core is configured to delay continued processing of the demap operation, including delaying invalidation of the one or more translations in the TLB in the first processor core, until the responses are received from each of the remaining processor cores.

A method for a system that includes a plurality of processor cores, wherein each of the plurality of processor cores comprises at least one translation lookaside buffer (TLB), and an interconnect to which the plurality of processor cores are coupled, the method comprising:

• a first processor core of the plurality of processor cores executing a demap operation;
• responsive to executing the demap operation, the first processor core of the plurality of processor cores broadcasting a demap command on the interconnect, wherein the demap command identifies one or more translations to be invalidated in each TLB in each of the plurality of processor cores;
• remaining processor cores of the plurality of processor cores invalidating the one or more translations in the respective TLBs;
• each remaining processor core transmitting a response to the first processor core;
• and
• the first processor core delaying continued processing of the demap operation, including delaying invalidation of the one or more translations in the TLB in the first processor core, until the responses are received from each of the remaining processor cores.