US 7,454,124 B2Granted

Video reproducing apparatus and reproducing method

AssigneeSony Corporation

InventorsYoshihito Osawa, Hiroshi Katayama

Life of this patent

Estimating the term…

Loading patent…

Abstract

For a plurality of digital video signals whose frame frequencies are different, a pixel number converting circuit to convert the number of pixels is provided so that differences of the frame frequencies are replaced to differences of the numbers of pixels and a plurality of digital video signals whose frame frequencies are different can be processed by a common clock frequency. The frame frequency is detected by a frame frequency value decoder and the number of pixels in the horizontal direction of the pixel number converting circuit is properly set in accordance with the frame frequency. As mentioned above, if the differences of the frame frequencies are replaced to the differences of the numbers of pixels and the images are converted into the image in which the frame frequencies are the same and the numbers of pixels are different, the frame frequencies are equalized and the signals can be processed by the same clock.

Claims9

Dependent claims

A video reproducing apparatus for reproducing a plurality of digital compressed video streams having different frame frequencies, comprising:

a decoder for receiving the plurality of digital compressed video streams and for decoding frame frequency value information and display pixel number information contained in the digital compressed video streams, the frame frequency value information including frame frequencies and the display pixel number information including numbers of horizontal pixels;
a clock for generating a timing signal having a clock frequency based on the display pixel number information;
and
a converter for producing digital video signals associated with the plurality of digital compressed video streams by replacing differences among the decoded frame frequencies with differences among the numbers of horizontal pixels so that the digital video signals can be processed using the same clock frequency,
wherein said converter sets the numbers of horizontal pixels based on the display pixel number information and the frame frequency information.

2 more elements

Dependencies are inferred from the claim text.

Facts

Application: 11/075,600Filed 9 Mar 2005 · continuation
Priority: JP P10-18092626 Jun 1998
Published: US 2005/0152687 A114 Jul 2005
Granted: 18 Nov 2008
Term ends: Not estimatedThe source records don’t support an estimate.

Classification8 codes

H04N 21/4305
Content synchronisation processes, e.g. decoder synchronisation: synchronising client clock from received content stream, e.g. locking decoder…
H04N 7/01
Television systems: conversion of standards , e.g. involving analogue television standards or digital television standards processed at pixel level
H04N 19/40
Methods or arrangements for coding, decoding, compressing or decompressing digital video signals: using video transcoding, i.e. partial or full…
H04N 19/587
Using predictive coding: involving temporal sub-sampling or interpolation, e.g. decimation or subsequent interpolation of pictures in a video sequence