Compliant terminal mountings with vented spaces and methods
AssigneeTessera, Inc.
InventorsMichael J. Nystrom, Belgacem Haba, Giles Humpston
Life of this patent
Estimating the term…
Abstract
A compliant structure is provided on a semiconductor wafer. The compliant structure includes cavities. The compliant structure and the wafer seal the cavities during process steps used to form conductive elements on the compliant structure. After processing, vents are opened to connect the cavities to the exterior of the assembly. The vents may be formed by severing the wafer and compliant structure to form individual units, so that the severance planes intersect channels or other voids communicating with the cavities. Alternatively, the vents may be formed by forming holes in the compliant structure, or by opening bores extending through the wafer.
Claims12
A semiconductor chip assembly including:
- (a) a chip having a front surface and having contacts exposed at said front surface, and one or more electrical elements within the chip electrically connected to said contacts;
- (b) a compliant structure overlying a surface of the chip, said compliant structure defining a layer having a top surface facing away from the chip and one or more cavities disposed between said layer and the chip body and one or more channels between said layer and the chip body, said channels extending in a lateral direction along said surface of said chip;
- (c) terminals carried by said compliant structure, at least some of said terminals being disposed adjacent said one or more cavities, at least some of said terminals being electrically connected to said contacts of said chip,
- said compliant structure defining one or more vents communicating with said one or more cavities through said one or more laterally extending channels, said one or more vents being open to outside of the assembly.
An in-process structure including:
- (a) a unitary wafer body having a front surface, said unitary body including a plurality of chip-forming regions each including electrical circuitry and contacts exposed at said front surface electrically connected to said electrical circuitry, said unitary body further including saw lanes extending between said chip-forming regions;
- and
- (b) a wafer compliant structure overlying said front surface of said body, said wafer compliant structure defines a top surface, a plurality of cavities disposed between said top layer and the front surface, and a plurality of channels communicating with said cavities and extending between said top layer and said front surface,
- wherein at least some of said channels extend across at least some of said saw lanes.
A semiconductor chip assembly including:
- (a) a chip having a front surface and having contacts exposed at said front surface, and one or more electrical elements within the chip electrically connected to said contacts;
- (b) a compliant structure overlying the front surface of the chip, said compliant structure defining a top surface facing away from the chip and one or more cavities disposed between said top surface and the chip body;
- (c) terminals carried by said compliant structure, at least some of said terminals being disposed adjacent said one or more cavities, at least some of said terminals being electrically connected to said contacts of said chip,
- at least one of said chip and said compliant structure defining one or more vents communicating with said one or more cavities, wherein said one or more vents are open to outside of the assembly, at least some of said vents are remote from said cavities, and at least some of said vents extend through said chip.
Dependencies are inferred from the claim text.