System and method of interleaving transmitted data
AssigneeFreescale Semiconductor, Inc.
InventorsMatthew L. Welborn, William M. Shvodian
Life of this patent
Estimating the term…
Loading patent…
AssigneeFreescale Semiconductor, Inc.
InventorsMatthew L. Welborn, William M. Shvodian
Estimating the term…
A method (500) is provided for operating an interleaver circuit 120 having N shift lines (2201-220N). Each shift line has a line input node, a line output node, and one or more bit storage elements (240). The method includes: storing don't-care bits in each bit storage element (520); isolating the line output nodes from an interleaver output node (520); receiving a stream of data bits at an interleaver input node (530); and sequentially connecting the interleaver input node to respective line input nodes to shift the stream of data bits into the bit storage elements of corresponding shift lines in an interleaved fashion (530). A don't-care bit is shifted out of each of the bit storage elements in corresponding shift lines as each data bit is shifted in. A last don't-care bit is shifted out of respective bit storage elements in the shift lines during N consecutively-received data bits.
A method of operating an interleaver circuit having N shift lines, each of the N shift lines having a shift line input node, a shift line output node, and one or more bit storage elements operating to perform a bit shifting operation between a respective shift line input node and a respective shift line output node, the method comprising:
A method of operating an interleaver circuit having N shift lines, each of the N shift lines having a shift line input node, a shift line output node, and one or more bit storage elements operating to perform a bit shifting operation between a respective shift line input node and a respective shift line output node, the method comprising:
An interleaver circuit, comprising:
Dependencies are inferred from the claim text.