DC-DC converter including short-circuit protection circuit
AssigneeSeiko Instruments Inc.
InventorTeruo Suzuki
Life of this patent
Estimating the term…
Abstract
Provided is a DC-DC converter including a short-circuit protection circuit which can stably perform a reset operation and a stop operation. The short-circuit protection circuit includes a detection circuit, a delay circuit, and a latch circuit. The delay circuit is reset in response to an output voltage abnormality signal related to a switching regulator which is outputted from the latch circuit. The latch circuit is reset based on an AND operation between the output voltage abnormality signal and a UVLO signal.
Claims7
A DC-DC converter, comprising a timer latch short-circuit protection circuit, including:
- a detection circuit for detecting a voltage of an output terminal and generating an output abnormality detection signal when the voltage of the output terminal reduces;
- a delay circuit for generating an output abnormality signal when the output abnormality detection signal is inputted thereto for at least a predetermined time;
- and
- a latch circuit for holding the output abnormality signal,
- wherein the delay circuit is reset in response to the output abnormality signal outputted from the latch circuit.
A DC-DC converter, comprising:
- an inductance and a diode which are connected in series between an input power source terminal and an output voltage terminal;
- a voltage dividing circuit for generating a divided voltage of an output voltage of the output voltage terminal;
- a reference voltage circuit for generating a reference voltage;
- an error amplifier circuit for generating a voltage corresponding to a result obtained by comparison between the divided voltage from the voltage dividing circuit and the reference voltage;
- an oscillator circuit for generating a triangular wave;
- a PWM comparator for comparing the voltage generated from the error amplifier circuit with the triangular wave and generating a rectangular wave;
- a switching element connected between a connection portion between the inductance and the diode and a ground terminal;
- a detection circuit for detecting a presence or absence of abnormality of the voltage generated from the error amplifier circuit;
- a delay circuit for delaying an output signal from the detection circuit by a predetermined time;
- and
- a latch circuit for latching an output signal from the delay circuit,
- wherein the delay circuit is reset in response to the output signal from the latch circuit.
Dependencies are inferred from the claim text.