Staged locking of two phase locked loops
AssigneeThomson Licensing
InventorCasimir Johan Crawley
Life of this patent
Estimating the term…
Abstract
Data synchronization is achieved in devices which transmit and/or receive audio and/or video data through the staged locking of phase locked loops. According to an exemplary embodiment, a transmitter includes a serial data source. An encoder provides encoded data and includes a first PLL. A controller includes a second PLL which enables generation of a clock signal. The controller is coupled between the serial data source and the encoder for providing the clock signal to the encoder. The first PLL of the encoder locks to the clock signal.
Claims10
A device, comprising:
- means for receiving data from a serial data source;
- encoding means for encoding said data, said encoding means including a first phase locked loop wherein said first phase locked loop is adapted to lock to a clock signal for synchronizing said data;
- control means including a second phase lock loop generating a reference signal responsive to said data for use in generating said clock signal, said control means coupled between said serial data source and said encoding means for providing said clock signal to said encoding means and determining whether said first phased locked loop is locked;
- and
- transmission means for transmitting said data from the serial data source in response to said control means determining said first phased lock loop is locked.
A method for providing data synchronization, comprising:
- receiving serial data;
- generating a first clock signal responsive to said serial data;
- generating a second clock signal in response a comparison comprising said first clock signal;
- and
- enabling transmission of said serial data upon determination that said second clock signal is substantially synchronized with said first clock signal.
Dependencies are inferred from the claim text.