Deep alignment marks on edge chips for subsequent alignment of opaque layers
AssigneeInfineon Technologies AG
InventorsChandrasekhar Sarma, Ihar Kasko
Life of this patent
Estimating the term…
Loading patent…
AssigneeInfineon Technologies AG
InventorsChandrasekhar Sarma, Ihar Kasko
Estimating the term…
A method of forming alignment marks on edge chips in a kerf region of a semiconductor workpiece. The alignment marks are formed in at least one material layer of the semiconductor device. The alignment marks are formed using a separate lithography mask, and may extend into lower layers, including the workpiece, of the semiconductor device. An opaque material layer is deposited, and depressions are formed in the opaque layer over the deep alignment mark trenches. The depressions in the opaque material layer are used to align a lithography process to open the opaque material layer over alignment marks in an underlying metallization layer. The alignment marks in the metallization layer are then used to align the lithography process used to pattern the opaque material layer.
A method of manufacturing a semiconductor device, comprising:
A method of manufacturing a magnetic memory device, comprising:
A method of forming alignment marks of a semiconductor workpiece, the method comprising:
Dependencies are inferred from the claim text.