Method of manufacturing transistor having recessed channel
AssigneeSamsung Electronics Co., Ltd.
InventorsMin Kim, Ju-Bum Lee, Hyeong-Deok Lee, Seung-Jae Lee
Life of this patent
Estimating the term…
Abstract
A method of fabricating a transistor with a recessed channel is provided. The method includes forming trenches for a recessed channel on a semiconductor substrate, depositing an isolation layer on the semiconductor substrate on which the trenches are formed, depositing a gate dielectric layer on the semiconductor substrate so that the gate dielectric layer can be extended to bottoms and sidewalls of the trenches, forming gates to fill the trenches, and forming source and drain regions in the semiconductor substrate adjacent to the gates.
Claims7
A method of fabricating a transistor, comprising:
- forming trenches for a recessed channel on a semiconductor substrate;
- forming a protective layer to fill the trenches;
- depositing an isolation layer on the semiconductor substrate on which the trenches are formed;
- selectively removing the protective layer;
- depositing a gate dielectric layer on the semiconductor substrate so that the gate dielectric layer extends to bottoms and sidewalls of the trenches;
- forming gates to fill the trenches;
- and
- forming source and drain regions in the semiconductor substrate adjacent to the gates.
A method of fabricating a transistor, comprising:
- forming first trenches for a recessed channel on a semiconductor substrate;
- forming a protective layer to fill the first trenches;
- forming second trenches for isolation on the semiconductor substrate;
- depositing an isolation layer to fill the second trenches;
- removing the protective layer to expose the first trenches;
- forming a gate dielectric layer on the semiconductor substrate and the first trenches;
- forming a conductive layer on the gate dielectric layer to fill the first trenches;
- forming gates filling the first trenches by patterning the conductive layer;
- and
- forming source and drain regions in the semiconductor substrate adjacent to the gates.
Dependencies are inferred from the claim text.