# US 7,411,416 B2 · Technology for supressing noise of data bus circuit

> Agents: this data is available as JSON from the patentgrep API and MCP server — see https://patentgrep.com/llms.txt

- Number: US 7,411,416 B2
- Document ID: US7411416B2
- Status: Granted
- Kind: B2
- Application number: 11/117,611
- Filed: 2005-04-29
- Published: 2006-07-20
- Granted: 2008-08-12
- Earliest claimed: 2005-04-29
- Assignees: Fujitsu Limited
- Inventors: Hideyuki Iida; Yoshiro Tanaka; Keisuke Nakamura; Yosuke Konaka; Takayuki Niiyama; Daisuke Seki
- Web page: https://patentgrep.com/patent/US7411416B2

## CPC

- H03K 19/0175: Coupling arrangements; Interface arrangements (interface arrangements for digital computers G06F3/00, G06F13/00)
- H04L 25/0298: {Arrangement for terminating transmission lines}
- H04L 25/08: Modifications for reducing interference; Modifications for reducing effects due to line faults {; Receiver end arrangements for detecting or overcoming line faults}
- H03K: PULSE TECHNIQUE (measuring pulse characteristics G01R; modulating sinusoidal oscillations with pulses H03C; transmission of digital information H04L; discriminator circuits detecting phase difference between two signals by counting or integrating cycles of oscillation H03D3/04; automatic control, starting, synchronisation or stabilisation of generators of electronic oscillations or pulses where the type of generator is irrelevant or unspecified H03L; coding, decoding or code conversion, in general H03M)
- H04L: TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION (arrangements common to telegraphic and telephonic communication H04M)

## Abstract

A data bus circuit connects a south bridge driven by a first voltage and a bay driven by a second voltage. The first voltage and the second voltage are different. The data bus circuit includes a data bus that electrically connects the south bridge and the bay, and a Thevenin termination circuit that is arranged on the data bus at a point. The Thevenin termination circuit maintains a voltage at the point substantially equal to the first voltage.

## Claims

### Claim 1

A data bus circuit that connects a first device driven by a first voltage and a second device driven by a second voltage, wherein the first voltage and the second voltage are different, comprising:
a data bus that electrically connects the first device and the second device;
a Thevenin termination circuit that is arranged on the data bus at a point that is anywhere between the first device and the second device, wherein the Thevenin termination circuit has a configuration so that a voltage at the point is substantially equal to the first voltage; and
a bypass condenser that is connected in parallel with the Thevenin termination circuit between the high voltage terminal and the low voltage terminal, wherein
the Thevenin termination circuit includes a first resistance provided between the point and a high voltage terminal and a second resistance provided between the point and a low voltage terminal, wherein
resistances of the first resistance and the second resistance are determined based on a ratio of the first voltage and the second voltage so that the voltage at the point is substantially equal to the first voltage, wherein
the data bus includes a plurality of signal lines, and the Thevenin termination circuit and the bypass condenser are provided corresponding to at least one of the signal lines, wherein
the data bus includes 16 signal lines, and the Thevenin termination circuit and the bypass condenser are provided corresponding to 8 signal lines.

### Claim 2 (depends on 1)

The data bus circuit according to claim 1, wherein the high voltage terminal is applied with the second voltage and the low voltage terminal is applied with a ground potential.

### Claim 3 (depends on 1)

The data bus circuit according to claim 1, wherein the first device is a south bridge, which is an LSI chip arranged on a motherboard of a computer, and the second device is a bay, which is a device connected to the computer.

### Claim 4 (depends on 1)

The data bus circuit according to claim 1, wherein the first voltage is 3.3 volts, the second voltage is 5 volts, the high voltage terminal is at 5 volts, the low voltage terminal is at ground potential, the first resistance is 1 kilo-ohm, and the second resistance is 2.2 kilo-ohms.