# US 7,411,287 B2 · Staggered wirebonding configuration

> Agents: this data is available as JSON from the patentgrep API and MCP server — see https://patentgrep.com/llms.txt

- Number: US 7,411,287 B2
- Document ID: US7411287B2
- Status: Granted
- Kind: B2
- Application number: 11/265,085
- Filed: 2005-11-03
- Published: 2006-05-11
- Granted: 2008-08-12
- Earliest claimed: 2004-11-05
- Assignees: Advanced Semiconductor Engineering, Inc.
- Inventors: Yi-Chuan Ding
- Web page: https://patentgrep.com/patent/US7411287B2

## CPC

- H10W 70/65: Shapes or dispositions of interconnections
- H10W 72/90: Bond pads, in general
- H10W 74/016: {using moulds}
- H10W 72/075: {of bond wires}
- H10W 72/07554: {changes in dispositions}
- H10W 72/5366: {the bond wires having kinks}
- H10W 72/5449: {not being orthogonal to a side surface of the chip, e.g. fan-out arrangements}
- H10W 72/547: {Dispositions of multiple bond wires}
- H10W 72/552: {comprising metals or metalloids, e.g. silver}
- H10W 72/5525: {comprising copper [Cu]}
- H10W 72/59: Bond pads specially adapted therefor
- H10W 72/884: {Die-attach connectors and bond wires}
- H10W 72/932: {Plan-view shape, i.e. in top view}
- H10W 72/951: {Materials of bond pads}
- H10W 74/00: Encapsulations, e.g. protective coatings
- H10W 90/734: {between a chip and a stacked insulating package substrate, interposer or RDL}
- H10W 90/754: {between a chip and a stacked insulating package substrate, interposer or RDL}
- H10W: GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10

## Abstract

The present invention discloses a staggered finger configuration comprising a plurality of first and second conducting wires alternately arranged on the substrate, wherein each of the first conducting wire connecting an inner and an outer fingers and each of the second conducting wire connecting an intermediate finger between the inner and the outer fingers, thereby forming a staggered configuration.

## Claims

### Claim 1

A substrate for wire bonding, comprising a plurality of first and second conducting wires alternately arranged on a substrate, wherein each of the first conducting wires connects to a pair of inner and outer fingers, each of the second conducting wires connects to an intermediate finger which is located between the inner and the outer fingers, the inner fingers, the intermediate fingers and the outer fingers are located along a first row, a second row and a third row respectively, and the second row is located between the first row and the third row.

### Claim 2 (depends on 1)

The substrate of claim 1, further comprising a solder mask on the first and second conducting wires.

### Claim 3 (depends on 2)

The substrate of claim 2, wherein the fingers are exposed under openings of the solder mask.

### Claim 4 (depends on 1)

The substrate of claim 1, further comprises at least a via, a buried via or a blind via.

### Claim 5 (depends on 4)

The substrate of claim 4, wherein the first and second conducting wires further connect the via, the buried via or the blind via.

### Claim 6

A semiconductor chip package, comprising: a substrate comprising a plurality of first and second conducting wires arranged alternately thereon, wherein each of the first conducting wires connects to a pair of inner and outer fingers, each of the second conducting wires connects to an intermediate finger which is located between the inner and the outer fingers, the inner fingers, the intermediate fingers and the outer fingers are located along a first row, a second row and a third row respectively, and the second row is located between the first row and the third row; a chip disposed on the substrate, having a plurality of bonding pads thereon; a plurality of first and second bonding wires arranged alternately with one ends thereof connecting to the inner, outer or intermediate fingers and the other ends thereof connecting to the bonding pads, wherein the first bonding wires connect to either the inner or the outer fingers, and the second bonding wires connect to the intermediate fingers; and a package material covering the chip, the first and second conducting wires, the first and second bonding wires and an upper surface of the substrate.

### Claim 7 (depends on 6)

The semiconductor chip package of claim 6, further comprising a solder mask on the substrate and the first and second conducting wires.

### Claim 8 (depends on 7)

The semiconductor chip package of claim 7, wherein the inner, outer and intermediate fingers are exposed under openings of the solder mask.

### Claim 9 (depends on 6)

The semiconductor chip package of claim 6, wherein the inner fingers are closer to the chip than the outer fingers.

### Claim 10 (depends on 6)

The semiconductor chip package of claim 6, wherein the bonding pads comprise rows of inner and outer bonding pads disposed alternately on the periphery of the chip.

### Claim 11 (depends on 10)

The semiconductor chip package of claim 10, wherein the first bonding wires connect the inner fingers and the outer bonding pads and the second bonding wires connect the intermediate fingers and the inner bonding pads.

### Claim 12 (depends on 10)

The semiconductor chip package of claim 10, wherein the first bonding wires connect the outer fingers and the inner bonding pads, and the second bonding wires connect, the intermediate fingers and the outer bonding pads on the chip.

### Claim 13 (depends on 6)

The semiconductor chip package of claim 6, wherein the first bonding wires and the second bonding wires are tiered.

### Claim 14 (depends on 6)

The semiconductor chip package of claim 6, wherein the second bonding wires have the same loop height.

### Claim 15 (depends on 6)

The semiconductor chip package of claim 6, wherein the first bonding wires have the same loop height.

### Claim 16 (depends on 12)

The semiconductor chip package of claim 12, wherein the first bonding wires have a lower loop than the second bonding wires.

### Claim 17 (depends on 12)

The semiconductor chip package of claim 12, wherein the first bonding wires have a higher loop than the second bonding wires.

### Claim 18 (depends on 10)

The semiconductor chip package of claim 10, wherein the pitch of the inner bonding pads exceeds or is equal to the width thereof.

### Claim 19 (depends on 10)

The semiconductor chip package of claim 10, wherein the pitch of the outer bonding pads exceeds or is equal to the width thereof.

### Claim 20 (depends on 6)

The semiconductor chip package of claim 6, wherein the pitch of the inner, intermediate or outer fingers exceeds or is equal to the width thereof.