# US 7,408,244 B2 · Semiconductor package and stack arrangement thereof

> Agents: this data is available as JSON from the patentgrep API and MCP server — see https://patentgrep.com/llms.txt

- Number: US 7,408,244 B2
- Document ID: US7408244B2
- Status: Granted
- Kind: B2
- Application number: 11/416,206
- Filed: 2006-05-03
- Published: 2006-11-23
- Granted: 2008-08-05
- Earliest claimed: 2005-03-16
- Assignees: Advanced Semiconductor Engineering, Inc.
- Inventors: Yonggill Lee; Sangbae Park
- Web page: https://patentgrep.com/patent/US7408244B2

## CPC

- H10W 70/427: {Bent parts}
- H10W 90/00: Package configurations
- H10W 42/20: protecting against electromagnetic or particle radiation, e.g. light, X-rays, gamma-rays or electrons
- H10W 70/40: Leadframes
- H10W 72/5522: {comprising gold [Au]}
- H10W 72/884: {Die-attach connectors and bond wires}
- H10W 74/00: Encapsulations, e.g. protective coatings
- H10W 74/111: {the semiconductor body being completely enclosed}
- H10W 90/722: {between stacked chips}
- H10W 90/756: {between a chip and a stacked lead frame, conducting package substrate or heat sink}
- H10W: GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10

## Abstract

A semiconductor package includes a semiconductor chip electrically connected to a plurality of leads arranged at the periphery of the semiconductor chip wherein each of the leads is bent to have a first portion exposed from the upper surface of the semiconductor package and a second portion exposed from the lower surface of the semiconductor package. Both of the first portion and the second portion of each lead can be utilized for making external electrical connection.

## Claims

### Claim 1

A semiconductor package having opposing upper and lower surfaces comprising:
a semiconductor chip having a plurality of bonding pads formed thereon;
a chip-supporting member for receiving the semiconductor chip, the chip-supporting member having a wall erected around the semiconductor chip with a height taller than the height of the semiconductor chip;
a lead frame including a plurality of leads molded integrally with the chip-supporting member, the leads being electrically connected to the bonding pads of the semiconductor chip, respectively; and
a cover sealed over the top of the wall of the chip-supporting member, the cover having an inner surface facing the semiconductor chip and an opposing outer surface,
wherein each of the leads has a first portion having a generally planar top surface exposed from the upper surface of the semiconductor package, a second portion having a generally planar bottom surface exposed from the lower surface of the semiconductor package for making external electrical connection, and a middle portion extending between the first and second portions wherein the middle portion of each lead is embedded inside the wall of the chip-supporting member,
wherein the wall of the chip-supporting member has a notch for receiving the cover such that the outer surface of the cover is substantially flush with or below the top surface of the first portion of each lead.

### Claim 2 (depends on 1)

The semiconductor package as claimed in claim 1, further comprising a plurality of bonding wires having one ends connected to the bonding pads of the semiconductor chip and the other ends connected to the leads.

### Claim 3 (depends on 1)

The semiconductor package as claimed in claim 1, wherein the semiconductor chip is an image sensor chip and the cover is transparent.

### Claim 4

A stack of semiconductor packages comprising at least two semiconductor packages mounted on top of one another to form a stack, wherein each of the semiconductor packages comprises:
a semiconductor chip having a plurality of bonding pads formed thereon;
a chip-supporting member for receiving the semiconductor chip, the chip-supporting member having a wall erected around the semiconductor chip with a height taller than the height of the semiconductor chip;
a lead frame including a plurality of leads molded integrally with the chip-supporting member, the leads being electrically connected to the bonding pads of the semiconductor chip, respectively; and
a cover sealed over the top of the wall of the chip-supporting member, the cover having an inner surface facing the semiconductor chip and an opposing outer surface,
wherein each of the leads has a first portion having a generally planar top surface exposed from the upper surface of the semiconductor package, a second portion having a generally planar bottom surface exposed from the lower surface of the semiconductor package for making external electrical connection, and a middle portion extending between the first and second portions wherein the middle portion of each lead is embedded inside the wall of the chip-supporting member,
wherein the wall of the chip-supporting member has a notch for receiving the cover such that the outer surface of the cover is substantially flush with or below the top surface of the first portion of each lead,
wherein at least some of the leads from adjacent semiconductor packages in the stack are electrically connected together.

### Claim 5 (depends on 4)

The stack of semiconductor packages as claimed in claim 4, wherein at least some of the leads from adjacent semiconductor packages in the stack are soldered together.

### Claim 6 (depends on 4)

The stack of semiconductor packages as claimed in claim 4, wherein at least some of the leads from adjacent semiconductor packages in the stack are electrically connected together via conductive adhesive.

### Claim 7

A stack of semiconductor packages comprising a first semiconductor package and a second semiconductor package mounted on top of each other to form a stack, wherein:
the first semiconductor package comprises:
a semiconductor chip having a plurality of bonding pads formed thereon;
a lead frame including a plurality of leads arranged at the periphery of the semiconductor chip, the leads being electrically connected to the bonding pads of the semiconductor chip, respectively; and
a package body formed over the semiconductor chip and the leads; and
the second semiconductor package comprises:
a semiconductor chip having a plurality of bonding pads formed thereon;
a chip-supporting member for receiving the semiconductor chip, the chip-supporting member having a wall erected around the semiconductor chip with a height taller than the height of the semiconductor chip;
a lead frame including a plurality of leads molded integrally with the chip-supporting member, the leads being electrically connected to the bonding pads of the semiconductor chip, respectively; and
a cover sealed over the top of the wall of the chip-supporting member,
wherein each of the leads has a first portion having a generally planar top surface exposed from the upper surface of the semiconductor package, a second portion having a generally planar bottom surface exposed from the lower surface of the semiconductor package for making external electrical connection, and a middle portion extending between the first and second portions wherein the middle portion of each lead is embedded inside the wall of the chip-supporting member, the wall of the chip-supporting member has a notch for receiving the cover such that the outer surface of the cover is substantially flush with or below the top surface of the first portion of each lead, and the second portions of some of the leads from the first semiconductor package are electrically connected to the first portions of some of the leads from the second semiconductor package.

### Claim 8 (depends on 7)

The stack of semiconductor packages as claimed in claim 7, wherein the second portions of some of the leads from the first semiconductor package and the first portions of some of the leads from the second semiconductor package are soldered together.

### Claim 9 (depends on 7)

The stack of semiconductor packages as claimed in claim 7, wherein the second portions of some of the leads from the first semiconductor package are electrically connected to the first portions of some of the leads from the second semiconductor package via conductive adhesive.