Back to results
US 7,405,988 B2Granted
Method and apparatus for systematic and random variation and mismatch compensation for multilevel flash memory operation
AssigneeSilicon Storage Technology, Inc.
InventorsHieu Van Tran, Hung Quoc Nguyen
Life of this patent
Estimating the term…
Abstract
Method and means for random or systematic mismatch compensation for a memory sensing system are disclosed. A sense amplifier includes a bulk voltage source to set the bulk of the sensing transistor to be a voltage different than the voltage driving the sensing transistor. For an NMOS sensing transistor, a triple well is used with the variable bulk voltage. Differential sense amplifiers with various offset compensation are included. Intentional offset creation for useful purpose is also included.
Claims24
A sense amplifier for a memory comprising:
- a diode connected MOS transistor including first and second terminals spaced apart with a channel therebetween, including a gate for controlling current in said channel, and including a bulk terminal, said first terminal being coupled to a first voltage terminal, said second terminal being coupled to a memory cell terminal, said bulk terminal being coupled to a second voltage terminal for receiving a second voltage that is adjustable.
A sense amplifier for a memory comprising:
- a first transistor of a first type including first and second terminals spaced apart with a channel therebetween and including a gate for controlling current in said channel, said first terminal being coupled to a first voltage terminal, said second terminal being coupled to said gate and a memory cell terminal;
- a first transistor of a second type including first and second terminals spaced apart with a channel therebetween and including a gate for controlling current in said channel, said first terminal being coupled to the first voltage terminal, said gate being coupled to the second terminal of the first transistor of the first type;
- a second transistor of the second type including first and second terminals spaced apart with a channel therebetween and including a gate for controlling current in said channel, said second terminal being coupled to a ground terminal, said first terminal being coupled to the second terminal of the first transistor of the second type, said gate being coupled to a bias terminal;
- a voltage divider including a first terminal coupled to the second terminal of the first transistor of the second type, including a second terminal coupled to the ground terminal, and including an output for providing a voltage divided between the voltage on said first terminal and said ground terminal;
- and
- a comparator including a first terminal coupled to the output of the voltage divider, including a second terminal coupled to a reference voltage terminal, and including an output.
3 more elements
A sense amplifier for a memory comprising:
- a first transistor of a first type including first and second terminals spaced apart with a channel therebetween and including a gate for controlling current in said channel, said first terminal being coupled to a first voltage terminal, said second terminal being coupled to said gate and a memory cell terminal;
- a first transistor of a second type including first and second terminals spaced apart with a channel therebetween and including a gate for controlling current in said channel, said first terminal being coupled to the first voltage terminal, said gate being coupled to the second terminal of the first transistor of the first type;
- a voltage divider including a first terminal coupled to the second terminal of the first transistor of the second type, including a second terminal, and including an output for providing a voltage divided between the voltage on said first terminal and said second terminal;
- a second transistor of the second type including first and second terminals spaced apart with a channel therebetween and including a gate for controlling current in said channel, said second terminal being coupled to a ground terminal, said first terminal being coupled to the second terminal of the voltage divider, said gate being coupled to a bias terminal;
- and
- a comparator including a first terminal coupled to the output of the voltage divider, including a second terminal coupled to a reference voltage terminal, and including an output.
3 more elements
A sense amplifier for a memory comprising:
- a first transistor of a first type including first and second terminals spaced apart with a channel therebetween and including a gate for controlling current in said channel, said first terminal being coupled to a first voltage terminal, said second terminal being coupled to said gate and a memory cell terminal;
- a first transistor of a second type including first and second terminals spaced apart with a channel therebetween and including a gate for controlling current in said channel, said first terminal being coupled to the first voltage terminal, said gate being coupled to the second terminal of the first transistor of the first type;
- a second transistor of the second type including first and second terminals spaced apart with a channel therebetween, including a gate for controlling current in said channel, said second terminal being coupled to a ground terminal, and including a bulk voltage terminal, said first terminal being coupled to the second terminal of the first transistor of the second type, said gate being coupled to a bias terminal, said bulk voltage terminal receiving an adjustable voltage;
- and
- a comparator including a first terminal coupled to the second terminal of the first transistor of the second type, including a second terminal coupled to a reference voltage terminal, and including an output.
2 more elements
A sense amplifier for a memory comprising:
- a first transistor of a first type including first and second terminals spaced apart with a channel therebetween and including a gate for controlling current in said channel, said first terminal being coupled to a first voltage terminal, said second terminal being coupled to said gate and a memory cell terminal;
- a second transistor of the first type including first and second terminals spaced apart with a channel therebetween, including a gate for controlling current in said channel, and including a bulk terminal coupled to an adjustable voltage terminal, said first terminal being coupled to the first voltage terminal, said gate being coupled to the second terminal of the first transistor of the first type;
- a first transistor of a second type including first and second terminals spaced apart with a channel therebetween, including a gate for controlling current in said channel, said second terminal being coupled to a ground terminal, said first terminal being coupled to the second terminal of the second transistor of the first type and to said gate;
- and
- a comparator including a first terminal coupled to the second terminal of the second transistor of the first type, including a second terminal coupled to a reference voltage terminal, and including an output.
2 more elements
A sense amplifier for a memory comprising:
- a first transistor of a first type including first and second terminals spaced apart with a channel therebetween and including a gate for controlling current in said channel, said first terminal being coupled to a first voltage terminal, said second terminal being coupled to said gate and a memory cell terminal;
- a second transistor of the first type including first and second terminals spaced apart with a channel therebetween, and including a gate for controlling current in said channel, said first terminal being coupled to the first voltage terminal, said gate being coupled to the second terminal of the first transistor of the first type;
- a first transistor of a second type including first and second terminals spaced apart with a channel therebetween, including a gate for controlling current in said channel, and including a bulk terminal coupled to an adjustable voltage terminal, said second terminal being coupled to a ground terminal, said first terminal being coupled to the second terminal of the second transistor of the first type and to said gate;
- and
- a comparator including a first terminal coupled to the second terminal of the second transistor of the first type, including a second terminal coupled to a reference voltage terminal, and including an output.
2 more elements
A sense amplifier comprising:
- a first MOS transistor including first and second terminals spaced apart with a channel therebetween, including a gate for controlling current in said channel, and including a bulk terminal, said first terminal being coupled to a first voltage terminal, said second terminal being coupled to said gate and a memory cell terminal, said bulk terminal being coupled to a second voltage terminal for receiving a second voltage that is adjustable;
- a sensing stage circuit comprising a second MOS transistor including first and second terminals spaced apart with a channel therebetween, including a gate for controlling current in said channel, said first terminal being coupled to a third voltage terminal, said gate of said second MOS transistor being coupled to the gate of said first MOS transistor, the sensing stage circuit further comprising a third MOS transistor including first and second terminals spaced apart with a channel therebetween, including a gate for controlling current in said channel, said first terminal being coupled to the second terminal of the second MOS transistor and to the gate of said third MOS transistor, the second terminal of the third MOS transistor being coupled to a ground terminal;
- and
- a differential amplifier including a first terminal coupled to the second terminal of the second MOS transistor and including a second terminal to receive a reference voltage.
1 more element
A multilevel sensing system for detecting a level stored in a memory cell, wherein the level is one of a plurality of possible levels, said sensing system comprising:
- a memory sensing circuit connected to the memory cell for generating a first signal in response to the level stored in the memory cell;
- and
- a comparator for receiving said first signal and a reference signal and for generating an output signal in response thereto, wherein said comparator further comprises a compensation circuit for changing said first signal,
- wherein said first signal is a first voltage, and wherein said reference signal is a reference voltage, and wherein said compensation circuit adds an offset voltage to said first voltage,
- wherein said comparator is in a well in a semiconductor substrate and said offset voltage is generated by adjusting a voltage supplied to said well.
2 more elements
A multilevel sensing system for detecting a level stored in a memory cell, wherein the level is one of a plurality of possible levels, said sensing system comprising:
- a memory sensing circuit connected to the memory cell for generating a first signal in response to the level stored in the memory cell;
- and
- a comparator for receiving said first signal and a reference signal and for generating an output signal in response thereto, wherein said comparator further comprises a compensation circuit for changing said first signal,
- wherein said first signal is a first voltage, and wherein said reference signal is a reference voltage, and wherein said compensation circuit adds an offset voltage to said first voltage,
- wherein said compensation circuit adds a different offset voltage to each of said plurality of possible levels.
2 more elements
A memory sensing system comprising
- a differential amplifier having a first terminal and a second terminal, said first terminal for receiving the output signal from a memory cell;
- the second terminal for receiving a reference signal;
- said amplifier generating an output signal in response to a comparison of said output signal from said memory cell and said reference signal;
- said differential amplifier being formed in a well of a semiconductor substrate, and capable of being trimmed by an offset signal;
- and
- a controller circuit for receiving said output signal of the differential amplifier, and for generating said offset signal, wherein said controller circuit is a digital autozero control circuit.
3 more elements
A memory sensing system comprising:
- a differential amplifier having a first terminal for receiving the output signal from a memory cell and having a second terminal for receiving a reference signal;
- said amplifier generating an output signal in response to a comparison of said output signal and said reference signal;
- said differential amplifier being formed in a well of a semiconductor substrate, and capable of being trimmed by an offset signal;
- and
- a controller circuit for receiving said output signal, and for generating said offset signal, wherein said controller circuit is an analog bias level autozero control circuit.
2 more elements
A sense amplifier for a memory comprising:
- a first transistor of a first type including first and second terminals spaced apart with a channel therebetween and including a gate for controlling current in said channel, said first terminal being coupled to a first voltage terminal, said second terminal being coupled to said gate and a memory cell terminal;
- a buffer stage coupled to the second terminal of the first transistor of the first type and including an output terminal;
- a voltage divider coupled between the output terminal of the buffer stage and a ground terminal and including an output for providing a voltage divided between the voltage on said second terminal and said ground terminal;
- and
- a comparator including a first terminal coupled to the output of the voltage divider, including a second terminal coupled to a reference voltage terminal, and including an output.
2 more elements
A sense amplifier for a memory comprising:
- a first transistor of a first type including first and second terminals spaced apart with a channel therebetween and including a gate for controlling current in said channel, said first terminal being coupled to a first voltage terminal, said second terminal being coupled to said gate and a memory cell terminal;
- a buffer stage coupled to the second terminal of the first transistor of the first type and including an output terminal, the buffer stage comprising a plurality of transistors of the first type and a plurality of transistors of a second type, each transistor including a bulk voltage terminal for coupling to a corresponding one of a plurality of voltage sources;
- and
- a comparator including a first terminal coupled to the buffer stage, including a second terminal coupled to a reference voltage terminal, and including an output.
1 more element
Dependencies are inferred from the claim text.