Circuit package and method of plating the same
AssigneeIntel Corporation
InventorsXiaowei Yao, Tam Nguyen, Marc Finot, Rickie C. Lake, Jeffrey A. Bennett, Robert Kohler
Life of this patent
Estimating the term…
Loading patent…
AssigneeIntel Corporation
InventorsXiaowei Yao, Tam Nguyen, Marc Finot, Rickie C. Lake, Jeffrey A. Bennett, Robert Kohler
Estimating the term…
A circuit package includes a substrate having an opening and a single unitary heat sink adapted to effectively dissipate heat is positioned in the opening to expose top and bottom surfaces which are respectively coplanar with top and bottom surfaces of the substrate. Selective plating includes applying first and second metal patterns to a substrate surface, creating a potential voltage difference between the first metal pattern and a metal source, and plating the first metal pattern by attracting a first metal type to the voltage potential of the first metal pattern. The voltage potential of the first metal pattern is less than the voltage potential of the metal source.
A method of selective plating on a circuit substrate comprising:
Dependencies are inferred from the claim text.