Loading patent…
AssigneeAgere Systems Inc.
InventorsMichael Richard Betker, Harry Dwyer, John Susantha Fernando
Estimating the term…
A method and apparatus are disclosed for establishing a bound on the effect of task interference in an instruction cache shared by multiple tasks. The bound established by the present invention is the maximum number of “live” frames of a given task that are coexistent during the execution of an application. A “live cache frame” contains a block that is accessed in the future without an intervening eviction. The eviction of blocks from a live frame by an interrupt causes a future miss that would not otherwise occur and evictions from live frames are the only evictions that cause misses that would not otherwise occur. The invention provides a more accurate estimate of the maximum addition time of a task that results from servicing an interrupt during its execution. Additional accuracy is obtained by exploiting knowledge of the character of an intervening task to achieve a tighter bound, when possible.
A method for establishing a bound on the execution time of an application due to task interference in an instruction cache shared by a plurality of tasks, said method comprising the steps of:
A system for establishing a bound on the execution time of an application due to task interference in an instruction cache shared by a plurality of tasks, said system comprising:
An article of manufacture for establishing a bound on the execution time of an application due to task interference in an instruction cache shared by a plurality of tasks, comprising:
A system having a processor for establishing a bound on an effect of task interference on an application in an instruction cache shared by a plurality of tasks, said system comprising:
Dependencies are inferred from the claim text.