Power network synthesizer for an integrated circuit design
AssigneeSynopsys, Inc.
InventorsYi-Min Jiang, Philip Hui Yuh Tai, Sung-Hoon Kwon
Life of this patent
Estimating the term…
Loading patent…
AssigneeSynopsys, Inc.
InventorsYi-Min Jiang, Philip Hui Yuh Tai, Sung-Hoon Kwon
Estimating the term…
A plan for a power network for an integrated circuit device is automatically preparing in two stages. In a first stage, a number of simplified plans are prepared on a global scale, without regard to design rule checking constraints and routing blockages. Next, the simplified plans are evaluated to select a plan that conforms to a user-specified limit for an attribute, such as maximum voltage drop. The selected simplified plan, which identifies a total count of power wires and a width of the power wires, is used in a second stage to prepare a more detailed plan that honors the design rule checking constraints and routing blockages. The detailed plan is evaluated to check for conformance with the user-specified limit on the attribute, and if necessary the detailed plan is changed, e.g. by increasing wire width one or more times, to achieve conformance.
A method of synthesizing a power plan for an integrated circuit device, the method being performed in a computer, the method comprising:
An apparatus for synthesizing a power plan for an integrated circuit device, the apparatus comprising:
Dependencies are inferred from the claim text.