Hierarchical memory access via pipelining with deferred arbitration
AssigneeNXP B.V.
InventorJens A. Roever
Life of this patent
Estimating the term…
Loading patent…
AssigneeNXP B.V.
InventorJens A. Roever
Estimating the term…
A circuit arrangement and method utilize a hierarchical pipelined memory-access structure incorporating deferred arbitration logic. A multi-stage pipelined network defines at least one pipeline between a plurality of initiators and a shared resource. The multi-stage pipelined network includes first and second stages, where the first stage is disposed intermediate the second stage and the shared resource. First and second arbitration circuits are coupled respectively to the first and second stages of the multi-stage pipelined network, with each arbitration circuit configured to receive requests for access to the resource from at least one initiator and forward such requests to the shared resource. The second arbitration circuit is configured to forward requests to the shared resource via the first arbitration circuit, and the first arbitration circuit is configured to communicate at least one arbitration signal to the second arbitration circuit for use by the second arbitration circuit in arbitrating between requests received thereby. The incorporation of deferred arbitration logic enables arbitration logic to span levels of hierarchy, thus enabling the logical design of the memory-access structure to be effectively decoupled from the physical design.
A circuit arrangement, comprising:
A circuit arrangement, comprising:
A method of transferring data between a plurality of initiators and a resource that is shared by the plurality of processes, comprising:
Dependencies are inferred from the claim text.