Back to results
US 7,351,616 B2Granted
Semiconductor substrate, semiconductor device, method for manufacturing semiconductor substrate and method for manufacturing semiconductor device
AssigneeSeiko Epson Corporation
InventorJuri Kato
Life of this patent
Estimating the term…
Abstract
A semiconductor substrate comprising: a semiconductor base; dielectric layers of mutually different film thicknesses formed on the semiconductor base; and semiconductor layers of mutually different film thicknesses formed on the dielectric layers.
Claims11
A method for manufacturing a semiconductor substrate characterized in comprising:
- a step of forming, on a semiconductor base, a plurality of laminated layered structures, each composed of a second semiconductor layer having a smaller selection ratio at etching than a first semiconductor layer, laminated on the first semiconductor layer;
- a step of forming a first groove that penetrates the first semiconductor layers and the second semiconductor layers and exposes the semiconductor base;
- a step of forming a supporting body for supporting the second semiconductor layers on the semiconductor base on side walls of the first semiconductor layers and the second semiconductor layers in the first groove;
- a step of forming a second groove that exposes at least a part of the first semiconductor layers with the supporting body formed on the sidewall through the second semiconductor layers;
- a step of selectively etching the first semiconductor layers through the second groove to form a void section in a position where the first semiconductor layers existed;
- and
- a step of completely thermally oxidizing the second semiconductor layers for at least one layer through the void section to form a dielectric layer disposed below the second semiconductor layer at an uppermost layer.
4 more elements
A method for manufacturing a semiconductor device, characterized in comprising:
- a step of forming, on a semiconductor substrate, a first laminated layered structure composed of a second semiconductor layer having a smaller selection ratio at etching than a first semiconductor layer, laminated on the first semiconductor layer;
- a step of forming a step difference in a part of an area of the first laminated layered structure by selectively half-etching the second semiconductor layer at the uppermost layer;
- a step of forming, in a portion at the step difference of the first laminated layered structure, a second laminated layered structure composed of a fourth semiconductor layer having a smaller selection ratio at etching than a third semiconductor layer, laminated on the third semiconductor layer, in a manner that the third semiconductor layer is set to have a film thickness equal to a film thickness of the first semiconductor layer;
- a step of forming a first groove that penetrates the first semiconductor layer through the fourth semiconductor layer and exposes the semiconductor base;
- a step of forming a supporting body for supporting the second and fourth semiconductor layers on the semiconductor base on side walls of the first semiconductor layer through the fourth semiconductor layer in the first groove;
- a step of forming, in a first area divided by the first groove, a second groove that exposes at least a part of the first semiconductor layer through the second semiconductor layer;
- a step of forming, in a second area divided by the first groove, a third groove that exposes at least a part of the third semiconductor layer through the fourth semiconductor layer;
- a step of forming void sections under the second and fourth semiconductor layers by selectively etching the first and third semiconductor layers through the second groove and the third groove;
- a step of forming dielectric layers disposed below the second and fourth semiconductor layers by thermally oxidizing the second and fourth semiconductor layers through the void sections;
- and
- a step of forming semiconductor elements for mutually different usages at the second and fourth semiconductor layers, respectively.
8 more elements
A method for manufacturing a semiconductor device, characterized in comprising:
- a step of forming, on a semiconductor substrate, a first laminated layered structure composed of a second semiconductor layer having a smaller selection ratio at etching than a first semiconductor layer, laminated on the first semiconductor layer;
- a step of forming, in a portion of an area of the first laminated layered structure, a second laminated layered structure composed of a fourth semiconductor layer having a smaller selection ratio at etching than a third semiconductor layer, laminated on the third semiconductor layer, in a manner that the third semiconductor layer is set to have a film thickness greater than a film thickness of the first semiconductor layer;
- a step of forming a first groove that penetrates the first semiconductor layer through the fourth semiconductor layer and exposes the semiconductor base;
- a step of forming a supporting body for supporting the second and fourth semiconductor layers on the semiconductor base on side walls of the first semiconductor layer through the fourth semiconductor layer in the first groove;
- a step of forming, in a first area divided by the first groove, a second groove that exposes at least a part of the first semiconductor layer through the second semiconductor layer;
- a step of forming, in a second area divided by the first groove, a third groove that exposes at least a part of the third semiconductor layer through the fourth semiconductor layer;
- a step of forming void sections under the second and fourth semiconductor layers by selectively etching the first and third semiconductor layers through the second groove and the third groove;
- a step of forming dielectric layers disposed below the second and fourth semiconductor layers by thermally oxidizing the second and fourth semiconductor layers through the void sections;
- and
- a step of forming semiconductor elements for mutually different usages at the second and fourth semiconductor layers, respectively.
7 more elements
Dependencies are inferred from the claim text.