Non-volatile semiconductor memory device allowing concurrent data writing and data reading
AssigneeRenesas Technology Corp.
InventorTsukasa Ooishi
Life of this patent
Estimating the term…
Loading patent…
AssigneeRenesas Technology Corp.
InventorTsukasa Ooishi
Estimating the term…
A write bit line and a read bit line are provided separately for a memory cell. A source line connecting to the memory cell is formed of a source impurity region the same in conductivity type as a substrate region. A memory cell transistor and the source impurity region are connected by a metal interconnection line of a low resistance. A rise in the source line potential can be prevented, and a memory cell current can reliably be generated according to storage data. Further, fast data reading can be achieved. Additionally, by performing precharging and data amplification in a unit of read bit line, the load of the read bit line can be alleviated to achieve fast reading. An accessing time of a non-volatile semiconductor memory device that uses a variable resistance element as a storage element is reduced without increasing the current consumption.
A non-volatile semiconductor memory device comprising:
A non-volatile semiconductor memory device comprising:
Dependencies are inferred from the claim text.