System and method for processing an instruction according to a clock and adjusting the phase of the clock according to the instruction
AssigneeRealtek Semiconductor Corp.
InventorsChao-Cheng Lee, Yi-Chih Huang, Chi-Kung Kuan
Life of this patent
Estimating the term…
Abstract
A processor with an adjustable operating frequency and method thereof. The pipeline processor includes a clock providing module for providing a reference clock, and a processing core coupled to the clock providing module for processing a first instruction according to the reference clock. The clock providing module contains a multi-phase clock generator for generating a plurality of original clocks with different phases, and a phase selector for selecting an original clock to generate the reference clock according to the first instruction.
Claims19
A processor comprising:
- a clock providing module for providing a reference clock;
- and
- a processing core, coupled to the clock providing module, for processing a first instruction according to the reference clock;
- wherein the clock providing module adjusts a phase of the reference clock by utilizing phase swallowing techniques according to the first instruction so as to adjust a time period that the processing core uses to process the first instruction.
A method of processing a first instruction by use of a processor, the method comprising:
- generating a reference clock;
- determining a class of the first instruction;
- selectively adjusting the reference clock according to the class of the first instruction;
- executing the first instruction according to the reference clock;
- and
- generating a plurality of original clocks with different phases;
- wherein if the first instruction corresponds to a first class, a first original clock is selected to generate the reference clock, and if the first instruction corresponds to a second class, a second original clock is selected to generate the reference clock.
A processor comprising:
- a clock providing module for providing a reference clock according to a clock control signal, the clock providing module comprising:
- a multi-phase clock generator for generating a plurality of original clocks with different phases;
- and
- a phase selector for selecting one of the plurality of the original clocks according to the clock control signal to generate the reference clock;
- and
- a processing core, coupled to the clock providing module, for processing a first instruction according to the reference clock;
- wherein the clock control signal corresponds to the first instruction.
A processor comprising:
- a clock generator for providing a reference clock;
- and
- a processing core, coupled to the clock generator, for processing instructions according to the reference clock;
- wherein when the processing core processes a first instruction, the clock generator provides the reference clock having a first characteristic, when the processing core processes a second instruction, the clock generator provides the reference clock having a second characteristic, and the clock generator provides the reference clock having the second characteristic by utilizing phase swallowing techniques.
Dependencies are inferred from the claim text.