Systems and methods for efficiently simulating analog behavior of designs having hierarchical structure
AssigneeCadence Design Systems, Inc.
InventorBruce W. McGaughy
Life of this patent
Estimating the term…
Loading patent…
AssigneeCadence Design Systems, Inc.
InventorBruce W. McGaughy
Estimating the term…
A method for simulating a circuit includes representing the circuit as a hierarchically arranged set of branches, including a root branch and a plurality of other branches logically organized in a graph. The method further includes arranging the subcircuits from the hierarchically arranged set of branches into one or more groups, determining a data structure for each subcircuit in a group that supports a combination of selectively flattened and selectively expanded group of subcircuits, selecting a subcircuit as a simulation leader and identifying remaining subcircuits as followers in the group, where the simulation leader have states substantially equivalent to the followers, simulating the respective simulation leader of each group using a selectable simulation driver, and replicating simulation results of the respective simulation leader of each group to its followers.
A method for simulating a circuit, comprising:
A system for simulating a circuit, comprising:
A computer program product, comprising a medium storing computer programs for execution by one or more computer systems, the computer program product comprising:
Dependencies are inferred from the claim text.