Reset circuit for timing controller
AssigneeLG. Philips LCD Co., Ltd.
InventorJae-Kwon Choi
Life of this patent
Estimating the term…
Abstract
A reset circuit of a timing controller includes: a transistor including an emitter connected to a first node, a base connected to a second node and a collector connected to a third node, a digital input voltage (DVCC) being applied to the first node; a first resistor connected between the first and second nodes; a second resistor connected between the second node and a fourth node, the fourth node being grounded; a third resistor connected between the third and fourth nodes; a fourth resistor connected between the third node and a fifth node, the fifth node being connected to an input terminal of the timing controller; and a capacitor including a first electrode connected to the fifth node and a second electrode grounded.
Claims12
A circuit for a liquid crystal display device, comprising:
- a timing controller including at least one input terminal;
- a filtering circuit, comprising:
- a transistor including an emitter connected to a first node, a base connected to a second node and a collector connected to a third node, and a digital input voltage (DVCC) being applied to the first node;
- a first resistor connected between the first and second nodes;
- a second resistor connected between the second node and a fourth node, the fourth node being grounded;
- a third resistor connected between the third and fourth nodes;
- a reset circuit connected to the timing controller, comprising:
- a fourth resistor connected between the third node and a fifth node, the fifth node being connected to the at least one input terminal;
- and
- a capacitor including a first electrode connected to the fifth node and a second electrode grounded;
- the filtering circuit permitting a gate operation enable (GOE) mask time of a GOE signal applied to a gate driver of the liquid crystal display device to be longer than about 16 msec and reducing an impulse of a clock signal applied to a source driver of the liquid crystal display device.
A liquid crystal display device, comprising:
- an LCD module including a gate driver and a source driver;
- a timing controller supplying a gate operation enable (GOE) signal to the gate driver and a clock signal to the source driver, the timing controller including an electrostatic protection circuit;
- a reset circuit supplying a reset signal to the timing controller, the reset signal enabling the GOE signal;
- and
- a filtering circuit connected to the reset circuit, the filtering circuit permitting a GOE mask time of the GOE signal to be longer than about 16 msec and reducing an impulse of the clock signal.
A circuit for a liquid crystal display device, comprising:
- a time controlling unit to supply an operation signal to a first driver of the liquid crystal display device and a timing signal to a second driver of the liquid crystal display device;
- a resetting unit to supply an additional signal to the timing controller to enable the operation signal;
- and
- a filtering unit to permit a masking of the operation signal for a time duration compatible with inducing a first driver operation involving substantially reduced image interferences, and to reduce an impulse of the timing signal wherein the time duration of the masking of the operational signal is longer than about 16 msec.
A method of increasing reliability in a liquid crystal display device, the method comprising:
- supplying an operation signal to a first driver of the liquid crystal display device and a timing signal to a second driver of the liquid crystal display device;
- supplying an additional signal to a controller to enable the operation signal;
- and
- filtering the additional signal to permit a masking of the operation signal for a time duration compatible with inducing a first driver operation involving substantially reduced image interferences, and to reduce an impulse of the timing signal wherein the time duration of the masking of the operational signal is longer than about 16 msec.
Dependencies are inferred from the claim text.