Data transfer between an external data source and a memory associated with a data processor

A data processor core comprising:

• a clock signal input operable to receive a processor clock signal;
• a memory access interface portion operable to perform data transfer operations between an external data source and at least one memory associated with said data processor core in response to receipt of said processor clock signal;
• a data processing portion operable to perform further data processing operations in response to receipt of said processor clock signal;
• at least one further input operable to receive a memory access enable signal;
• at least one read/write port operable to receive and send data via a bus to said at least one memory associated with said data processor core;
• wherein
• said memory access interface portion is operable to receive said processor clock signal when said memory access enable signal has a predetermined value and not to receive said processor clock signal when said memory access enable signal does not have said predetermined value;
• and
• said data processing portion is operable to receive said processor clock signal when a data processing enable signal has a further predetermined value and not to receive said processor clock signal when said data processing enable signal does not have said further predetermined value.