Split-transaction bus intelligent logic analysis tool
AssigneeAdvanced Micro Devices, Inc.
InventorsSanjiv K. Lakhanpal, Steven R. Klassen, Mark D. Nicol
Life of this patent
Estimating the term…
Loading patent…
AssigneeAdvanced Micro Devices, Inc.
InventorsSanjiv K. Lakhanpal, Steven R. Klassen, Mark D. Nicol
Estimating the term…
An improved split-transaction bus intelligent logic analysis tool has a bus synchronizer, a decoder and a logic analysis function. The bus synchronizer is configured to receive link traffic and frame the link traffic into a plurality of framed packets, the plurality of framed packets including a plurality of request packets and a plurality of response packets. The decoder is configured to receive the plurality of framed packets and decode the plurality of framed packets into decoded packets, wherein at least one of the decoded packets includes information from a request packet and information from a corresponding response packet. The logic analysis function is configured to receive the decoded packets and initiate a trigger action on receipt of one of the decoded packets.
A protocol analyzer comprising:
A protocol analyzer comprising:
A method of analyzing a bus comprising:
A method of analyzing a bus comprising:
A method of designing an integrated circuit comprising:
A computer program product comprising:
An apparatus comprising:
Dependencies are inferred from the claim text.