Transistor structure with minimized parasitics and method of fabricating the same
AssigneeInternational Business Machines Corporation
InventorsDavid R. Greenberg, Shwu-Jen Jeng
Life of this patent
Estimating the term…
Loading patent…
AssigneeInternational Business Machines Corporation
InventorsDavid R. Greenberg, Shwu-Jen Jeng
Estimating the term…
A transistor having minimized parasitics is provided including an emitter having a recessed extrinsic emitter portion atop an intrinsic emitter portion; a base including an intrinsic base portion in electrical contact with the intrinsic emitter portion and an extrinsic base portion in electrical contact with the intrinsic base portion and electrically isolated from the recessed extrinsic emitter portion by a set of emitter/base spacers; and a collector in electrical contact with the intrinsic base portion. The transistor may further include extrinsic base having top surfaces entirely silicided to the emitter/base spacer. Additionally, the transistor may include a base window opening within the transistor's active area. Methods of forming the above-described transistor are also provided.
A method of forming a bipolar transistor comprising the steps of:
Dependencies are inferred from the claim text.