Back to results
US 7,249,340 B2Granted
Adaptable circuit blocks for use in multi-block chip design
AssigneeCadence Design Systems, Inc.
InventorsLaurence H. Cooke, Kumar Venkatramani
Life of this patent
Estimating the term…
Loading patent…
Loading patent…
AssigneeCadence Design Systems, Inc.
InventorsLaurence H. Cooke, Kumar Venkatramani
Estimating the term…
Techniques for increasing flexibility in use of virtual component blocks include a method for hardening a foundation block, a pin-unscrambling methodology for semi-hardened virtual component blocks, and parameterizable virtual component blocks. A method for hardening a foundation block and utilizing it in a circuit design comprises the steps of defining a virtual component foundation block, hardening an interior region of the foundation block including at least the critical timing components such as the system bus. The foundation block has a “soft collar” for allowing interface parameters to be specified when the foundation block is incorporated into a circuit design. In addition, the foundation block may comprise an internal, hierarchical clocking scheme for even clock distribution and optimum performance. For example, all internal clock delays may be padded, except the longest one, so that the clock signal arrives at all relevant reference points within the foundation block at the same time.
A method of creating an adaptable circuit block design having an interior region and a soft collar, the method comprising:
An apparatus for creating an electronic design of an adaptable circuit block having an interior region and a soft collar, the apparatus comprising:
A computer readable medium storing a computer software program which, when executed by a computer processing system, causes the system to perform a method of creating an electronic design of an adaptable circuit block having an interior region and a soft collar, the method comprising:
Dependencies are inferred from the claim text.