System and method for generating 128-bit cyclic redundancy check values with 32-bit granularity
AssigneeNVIDIA Corporation
InventorAddison Chen
Life of this patent
Estimating the term…
Loading patent…
AssigneeNVIDIA Corporation
InventorAddison Chen
Estimating the term…
A System and Method for generating Cyclic Redundancy Check (CRC) values in a system adapted simultaneously handling a plurality of blocks in parallel is described. Included is a memory or other storage device for storing data blocks, wherein the memory or storage device is adapted to output a plurality of data blocks in parallel. A data bus provides a data path wide enough to accommodate the parallel data blocks and is further coupled to a plurality of CRC cores coupled to the data bus, wherein CRC values are calculated for every combination of data blocks on the data bus. A multiplexer coupled to the CRC cores selects the output of one of the CRC cores based on the number of valid data blocks on the data bus. Once the correct CRC value has been calculated, it is appended to a data segment, comprised of a group of data blocks, for transmission to another device.
A method IP calculating CRC values in a data transmission system having a data bus wherein the number of data blocks containing valid data on said data bus is variable, said number of data blocks comprising a group, and at least one of said groups comprising a data segment, said method comprising the steps of:
A system for generating CRC values in a Data Transmission System having a data bus adapted for handling a plurality of data blocks in parallel, said plurality of data blocks comprising a data segment, said system comprising:
A circuit for calculating CRC values comprising:
A method for calculating cyclical redundancy check (CRC) values, comprising:
Dependencies are inferred from the claim text.