Bus access arbitration scheme
AssigneeQUALCOMM Incorporated
InventorsJaya Prakash Subramaniam Ganasan, Richard Gerard Hofmann, Terence J. Lohman
Life of this patent
Estimating the term…
Loading patent…
AssigneeQUALCOMM Incorporated
InventorsJaya Prakash Subramaniam Ganasan, Richard Gerard Hofmann, Terence J. Lohman
Estimating the term…
A bus arbitration scheme in a processing system. The processing system includes a bus, a plurality of processors coupled to the bus, and a bus arbiter. The bus arbiter may assign a first tier weight to each of the processors in a first tier, and a second tier weight to each of the processors in a second tier. The bus arbiter may sequentially grant bus access to the one or more processors during an initial portion of a bus interval based on the assigned second tier weights, and grant bus access to any one of the processors during the initial portion of the bus interval in response to a request from said any one of the processors having a first tier weight. When multiple processors are requesting access to the bus, the bus arbiter may grant bus access to the requesting processor with the highest weight in the highest tier.
A processing system, comprising:
A processing system, comprising:
A method of arbitrating between a plurality of processors requesting access to a bus, comprising:
A method of arbitrating between a plurality of processors requesting access to a bus, comprising:
Dependencies are inferred from the claim text.