Programmable sample rate conversion engine for wideband systems
AssigneeEdgewater Computer Systems, Inc.
InventorsAmit Sinha, Tom McKinney
Life of this patent
Estimating the term…
Abstract
A programmable hardware architecture and design methodology for the implementation of a sample rate conversion engine is presented. The conversion engine supports scalable filter taps and can be tuned to a range of interpolation and decimation requirements. The conversion engine can be used effectively in wideband systems to efficiently extract and process digital sequences with protocol specific sampling rate requirements. The conversion engine can also be used as a hardware accelerator for software defined radios and communication systems that require adaptive sampling rates.
Claims20
A sample rate conversion engine for upconversion, filtering with a set of filtering coefficients applied to delayed samples and down conversion comprising:
- a multiplier accumulator unit;
- a sample delay line;
- a bank of coefficient registers, each containing a reduced set of the set of filtering coefficients to be applied to input samples for each of successive outputs;
- and
- control logic which for each of the successive outputs selects a reduced set of filtering coefficients from the bank of coefficient registers and a reduced set of samples from the sample delay line to be applied to the multiplier accumulator unit.
A method of up converting, filtering with a set of filtering coefficients applied to delayed samples and down converting comprising
- storing reduced sets of the set of filtering coefficients to be applied to input samples for each of successive outputs within a programmable bank of coefficient registers;
- and
- for each of the successive outputs, selecting a reduced set of filtering coefficients and a reduced set of samples from a sample delay line to be applied to a multiplier accumulator unit.
A sample rate conversion engine for upconversion, filtering with a set of filtering coefficients applied to delayed samples and down conversion comprising:
- means for storing;
- reduced sets of the set of filtering coefficients to be applied to input samples for each of successive outputs within a programmable bank of coefficient registers;
- and
- for each of the successive outputs, means for selecting a reduced set of filtering coefficients and a reduced set of samples from sample delay line to be applied to a multiplier accumulator unit.
Dependencies are inferred from the claim text.