Back to results
US 7,248,186 B1Granted
Noise management method and circuits suitable for utilization in circuits and systems having a switched data port
AssigneeCirrus Logic, Inc.
InventorBruce Eliot Duewer
Life of this patent
Estimating the term…
Abstract
A method of reducing noise in a system utilizing a serial port includes generating a data word having a selected number of bits and ensuring that a last bit of the data word corresponds to a first bit of a next data word. The data word is output through the serial port and the next data word switched for output through the serial port in response to an event.
Claims20
A method of reducing noise in a system utilizing a serial port comprising:
- generating a data word having a selected number of bits;
- selectively modifying a value of the data word to ensure that a last bit of the data word corresponds to a first bit of a next data word;
- outputting the data word through the serial port;
- and
- switching the next data word for output through the serial port in response to an event to generate a data stream in which the last bit of the data word is continuous with the first bit of the next data word.
2 more elements
A data port comprising:
- switching circuitry for switching between first and second data words, the first data word preceding the second data words in time, the switching circuitry outputting a data stream in which the first and second data words are continuous in time;
- and
- data processing circuitry for modifying a value of the first data word for ensuring that a selected bit of the first data word and a selected bit of the second data word are equal in state at a time of switching by the switching circuitry between the first data word and the second data word.
An audio system comprising:
- audio processing circuitry;
- and
- an audio data port for exchanging audio data with other audio data processing circuitry, the audio data port outputting first and second data words which are continuous in time comprising:
- switching circuitry for switching for output in response to a clock signal between the first and second data words, at least some of the bits of the first and second data words being audio data samples, and wherein the first data word precedes the second data word in time;
- and
- port control circuitry for modifying a value of the first data word for ensuring a last bit of the first data word and a first bit of the second data word are equal in state at a time of switching by the switching circuitry between the first data word and the second data word.
3 more elements
Dependencies are inferred from the claim text.